{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:33:57Z","timestamp":1758710037089,"version":"3.37.3"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2021,8,15]],"date-time":"2021-08-15T00:00:00Z","timestamp":1628985600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,8,15]],"date-time":"2021-08-15T00:00:00Z","timestamp":1628985600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100003193","name":"Ministerstvo \u0161kolstva, vedy, v\u00fdskumu a \u0161portu Slovenskej republiky","doi-asserted-by":"publisher","award":["2018\/14427:1-26C0"],"award-info":[{"award-number":["2018\/14427:1-26C0"]}],"id":[{"id":"10.13039\/501100003193","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ESET Research Centre"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1007\/s10617-021-09254-w","type":"journal-article","created":{"date-parts":[[2021,8,15]],"date-time":"2021-08-15T08:02:15Z","timestamp":1629014535000},"page":"297-324","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Simplified introduction of power intent into a register-transfer level model"],"prefix":"10.1007","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9018-2084","authenticated-orcid":false,"given":"Matej","family":"Groma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8235-2004","authenticated-orcid":false,"given":"Dominik","family":"Macko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,8,15]]},"reference":[{"issue":"2","key":"9254_CR1","doi-asserted-by":"publisher","first-page":"300","DOI":"10.1109\/TDMR.2006.876577","volume":"6","author":"A Vassighi","year":"2006","unstructured":"Vassighi A, Sachdev M (2006) Thermal runaway in integrated circuits. IEEE Trans Device Mater Reliab 6(2):300\u2013305. https:\/\/doi.org\/10.1109\/TDMR.2006.876577","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"9254_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/IEEESTD.2019.8686430","volume":"1801\u20132018","author":"IEEE","year":"2019","unstructured":"IEEE (2019) IEEE standard for design and verification of low-power, energy-aware electronic systems. IEEE Std 1801\u20132018:1\u2013548. https:\/\/doi.org\/10.1109\/IEEESTD.2019.8686430","journal-title":"IEEE Std"},{"key":"9254_CR3","unstructured":"Silicon Integration Initiative (2014) Si2 Common Power Format. Si2"},{"key":"9254_CR4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6388-8","volume-title":"Power-efficient system design","author":"PR Panda","year":"2010","unstructured":"Panda PR (2010) Power-efficient system design. Springer, New York"},{"key":"9254_CR5","doi-asserted-by":"publisher","unstructured":"Lackey DE, Zuchowski PS, Bednar TR, Stout DW, Gould SW, Cohn JM (2002) Managing power and performance for system-on-chip designs using voltage islands. In: Proceedings of the 2002 IEEE\/ACM international conference on computer-aided design, ACM, New York, NY, USA, ICCAD \u201902, pp 195\u2013202. https:\/\/doi.org\/10.1145\/774572.774601","DOI":"10.1145\/774572.774601"},{"key":"9254_CR6","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1016\/j.vlsi.2018.06.001","volume":"63","author":"D Macko","year":"2018","unstructured":"Macko D, Jelemensk\u00e1 K, \u010ci\u010d\u00e1k P (2018) Simplifying low-power SoC top-down design using the system-level abstraction and the increased automation. Integration 63:101\u2013114. https:\/\/doi.org\/10.1016\/j.vlsi.2018.06.001","journal-title":"Integration"},{"key":"9254_CR7","doi-asserted-by":"publisher","unstructured":"Gagarski K, Petrov M, Moiseev M, Klotchkov I (2016) Power specification, simulation and verification of SystemC designs. In: 2016 IEEE east-west design & test symposium (EWDTS), IEEE, pp 1\u20134. https:\/\/doi.org\/10.1109\/EWDTS.2016.7807731","DOI":"10.1109\/EWDTS.2016.7807731"},{"key":"9254_CR8","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1016\/j.micpro.2017.02.002","volume":"50","author":"A Qamar","year":"2017","unstructured":"Qamar A, Muslim FB, Iqbal J, Lavagno L (2017) LP-HLS: automatic power-intent generation for high-level synthesis based hardware implementation flow. Microprocess Microsyst 50:26\u201338. https:\/\/doi.org\/10.1016\/j.micpro.2017.02.002","journal-title":"Microprocess Microsyst"},{"key":"9254_CR9","doi-asserted-by":"publisher","unstructured":"Peterson D, Bringmann O (2019) Fully-automated synthesis of power management controllers from UPF. In: Proceedings of the 24th Asia and South Pacific design automation conference, pp 76\u201381. https:\/\/doi.org\/10.1145\/3287624.3287664","DOI":"10.1145\/3287624.3287664"},{"key":"9254_CR10","doi-asserted-by":"publisher","unstructured":"Kalsing A, Fesquet L, Aktouf C (2019) A methodology for automated consistency checking between different power-aware descriptions. In: Gro\u00dfe D, Vinco S, Patel H (eds) Languages, design methods, and tools for electronic system design: Selected contributions from FDL 2017, Lecture Notes in Electrical Engineering. Springer International Publishing, Cham, pp 107\u2013127. https:\/\/doi.org\/10.1007\/978-3-030-02215-0_6","DOI":"10.1007\/978-3-030-02215-0_6"},{"key":"9254_CR11","doi-asserted-by":"publisher","unstructured":"IEEE (2018) IEEE standard for SystemVerilog\u2013unified hardware design, specification, and verification language. IEEE Std 1800-2017 (revision of IEEE Std 1800-2012) pp 1\u20131315. https:\/\/doi.org\/10.1109\/IEEESTD.2018.8299595","DOI":"10.1109\/IEEESTD.2018.8299595"},{"key":"9254_CR12","doi-asserted-by":"crossref","unstructured":"Takamaeda-Yamazaki S (2015) Pyverilog: a python-based hardware design processing toolkit for Verilog HDL. In: Sano K, Soudris D, H\u00fcbner M, Diniz PC (eds) Applied reconfigurable computing, Lecture Notes in Computer Science. Springer. pp 451\u2013460","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"9254_CR13","unstructured":"Cummings CE (2008) Clock domain crossing (CDC) design & verification techniques using SystemVerilog"},{"key":"9254_CR14","unstructured":"Boutaud F (2003) Glitch free clock select switch. US Patent 6(600), 345"},{"key":"9254_CR15","unstructured":"Mahmud R (2003) Techniques to make clock switching glitch free. https:\/\/www.eetimes.com\/techniques-to-make-clock-switching-glitch-free\/"},{"key":"9254_CR16","doi-asserted-by":"publisher","unstructured":"Groma M (2020) pm\\_genie: A Simplified power intent synthesis tool. https:\/\/doi.org\/10.5281\/zenodo.4284351","DOI":"10.5281\/zenodo.4284351"},{"key":"9254_CR17","unstructured":"Usselmann R (2018) Floating point unit. OpenCores, https:\/\/opencores.org\/projects\/fpu"},{"key":"9254_CR18","doi-asserted-by":"publisher","unstructured":"Wang H, Zhang Y, Li X, Chen L, Wen Z, Zhang K, Wang M (2013) A configurable fault-tolerant glitch-free clock switching circuit. In: 2013 IEEE 56th international midwest symposium on circuits and systems (MWSCAS), pp 537\u2013540. https:\/\/doi.org\/10.1109\/MWSCAS.2013.6674704","DOI":"10.1109\/MWSCAS.2013.6674704"},{"key":"9254_CR19","doi-asserted-by":"publisher","unstructured":"Macko D, Jelemensk\u00e1 K (2014) Self-managing power management unit. In: 17th international symposium on design and diagnostics of electronic circuits systems. IEEE, pp 159\u2013162, https:\/\/doi.org\/10.1109\/DDECS.2014.6868781","DOI":"10.1109\/DDECS.2014.6868781"},{"key":"9254_CR20","doi-asserted-by":"publisher","first-page":"165894","DOI":"10.1109\/ACCESS.2020.3022955","volume":"8","author":"M \u0160kuta","year":"2020","unstructured":"\u0160kuta M, Macko D, Jelemensk\u00e1 K (2020) Automation of dynamic power management in FPGA-based energy-constrained systems. IEEE Access 8:165894\u2013165903. https:\/\/doi.org\/10.1109\/ACCESS.2020.3022955","journal-title":"IEEE Access"},{"key":"9254_CR21","doi-asserted-by":"publisher","first-page":"1212","DOI":"10.1145\/2228360.2228584","volume":"2012","author":"J Bachrach","year":"2012","unstructured":"Bachrach J, Vo H, Richards B, Lee Y, Waterman A, Avi\u017eienis R, Wawrzynek J, Asanovi\u0107 K (2012) Chisel: constructing hardware in a scala embedded language. DAC Des Autom Conf 2012:1212\u20131221. https:\/\/doi.org\/10.1145\/2228360.2228584","journal-title":"DAC Des Autom Conf"},{"key":"9254_CR22","unstructured":"SpinalHDL (2019) SpinalHDL core. GitHub. https:\/\/github.com\/SpinalHDL\/SpinalHDL"},{"key":"9254_CR23","unstructured":"Asanovi\u0107 K, Avizienis R, Bachrach J, Beamer S, Biancolin D, Celio C, Cook H, Dabbelt D, Hauser J, Izraelevitz A, Karandikar S, Keller B, Kim D, Koenig J, Lee Y, Love E, Maas M, Magyar A, Mao H, Moreto M, Ou A, Patterson DA, Richards B, Schmidt C, Twigg S, Vo H, Waterman A (2016) The rocket chip generator. technical report UCB\/EECS-2016-17, EECS Department, University of California, Berkeley"},{"key":"9254_CR24","doi-asserted-by":"publisher","unstructured":"Macko D (2018) Contribution to automated generating of system power-management specification. In: 2018 IEEE 21st international symposium on design and diagnostics of electronic circuits systems (DDECS), pp 27\u201332. https:\/\/doi.org\/10.1109\/DDECS.2018.00012","DOI":"10.1109\/DDECS.2018.00012"},{"key":"9254_CR25","doi-asserted-by":"publisher","unstructured":"Lima MSMD, Santos PLA, Ara\u00fajo CCD (2015) An architecture model for harvesting-aware applications in FPGA. In: 2015 IEEE international conference on autonomic computing, pp 153\u2013154. https:\/\/doi.org\/10.1109\/ICAC.2015.19","DOI":"10.1109\/ICAC.2015.19"},{"issue":"08","key":"9254_CR26","doi-asserted-by":"publisher","first-page":"1740002","DOI":"10.1142\/S0218126617400023","volume":"26","author":"D Macko","year":"2017","unstructured":"Macko D, Jelemensk\u00e1 K, \u010ci\u010d\u00e1k P (2017) Verification of power-management specification at early stages of power-constrained systems design. J Circuits Syst Comput 26(08):1740002. https:\/\/doi.org\/10.1142\/S0218126617400023","journal-title":"J Circuits Syst Comput"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-021-09254-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10617-021-09254-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-021-09254-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,15]],"date-time":"2021-11-15T13:14:18Z","timestamp":1636982058000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10617-021-09254-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,15]]},"references-count":26,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,12]]}},"alternative-id":["9254"],"URL":"https:\/\/doi.org\/10.1007\/s10617-021-09254-w","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[2021,8,15]]},"assertion":[{"value":"27 July 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 August 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 August 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}