{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,12,15]],"date-time":"2023-12-15T17:21:54Z","timestamp":1702660914743},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2022,5,29]],"date-time":"2022-05-29T00:00:00Z","timestamp":1653782400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,5,29]],"date-time":"2022-05-29T00:00:00Z","timestamp":1653782400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1007\/s10617-022-09264-2","type":"journal-article","created":{"date-parts":[[2022,5,29]],"date-time":"2022-05-29T15:02:27Z","timestamp":1653836547000},"page":"105-124","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Selective register-file cache: an energy saving technique for embedded processor architecture"],"prefix":"10.1007","volume":"26","author":[{"given":"Sumanth","family":"Gudaparthi","sequence":"first","affiliation":[]},{"given":"Rahul","family":"Shrestha","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,5,29]]},"reference":[{"key":"9264_CR1","volume-title":"Computer architecture: a quantitative approach","author":"JL Hennessy","year":"2011","unstructured":"Hennessy JL, Patterson DA (2011) Computer architecture: a quantitative approach, 5th edn. Morgan Kaufmann Publishers Inc., San Francisco","edition":"5"},{"issue":"4","key":"9264_CR2","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/40.782565","volume":"19","author":"DR Gonzales","year":"1999","unstructured":"Gonzales DR (1999) Micro-RISC architecture for the wireless market. IEEE Micro 19(4):30\u201337","journal-title":"IEEE Micro"},{"key":"9264_CR3","doi-asserted-by":"crossref","unstructured":"Ayala JL, Lopez-Vallejo M, Veidenbaum A, Lopez CA (2003) Energy aware register file implementation through instruction predecode. In: IEEE international conference on application-specific systems, architectures, and processors, pp 86\u201396","DOI":"10.1109\/ASAP.2003.1212832"},{"key":"9264_CR4","unstructured":"Shieh W-Y, Chen H-D (2008) Saving register-file static power by monitoring short-lived temporary-values in ROB. In: 13th Asia-pacific computer systems architecture conference (ACSAC), pp 1\u20138"},{"key":"9264_CR5","unstructured":"Wang S, Jin T, Zheng C, Duan G (2012) Low power aging-aware register file design by duty cycle balancing. In: Design, automation and test in Europe conference and exhibition (DATE), pp 546\u2013549"},{"issue":"7","key":"9264_CR6","doi-asserted-by":"publisher","first-page":"1196","DOI":"10.1109\/TVLSI.2014.2334136","volume":"23","author":"N Gong","year":"2015","unstructured":"Gong N, Wang J, Jiang S, Sridhar R (2015) TM-RF: aging-aware power-efficient register file design for modern microprocessors. IEEE Trans Very Large Scale Integr VLSI Syst 23(7):1196\u20131209","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"12","key":"9264_CR7","doi-asserted-by":"publisher","first-page":"2513","DOI":"10.1109\/TVLSI.2013.2293702","volume":"22","author":"H Tabkhi","year":"2014","unstructured":"Tabkhi H, Schirner G (2014) Application-guided power gating reducing register file static power. IEEE Trans Very Large Scale Integr VLSI Syst 22(12):2513\u20132526","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"9264_CR8","doi-asserted-by":"crossref","unstructured":"Kim S (2007) Reducing ALU and register file energy by dynamic zero detection. In: IEEE international performance, computing, and communications conference, pp 365\u2013371","DOI":"10.1109\/PCCC.2007.358915"},{"issue":"1","key":"9264_CR9","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1109\/TC.2007.70785","volume":"57","author":"D Balkan","year":"2008","unstructured":"Balkan D, Sharkey J, Ponomarev D, Ghose K (2008) Predicting and exploiting transient values for reducing register file pressure and energy consumption. IEEE Trans Comput 57(1):82\u201395","journal-title":"IEEE Trans Comput"},{"issue":"6","key":"9264_CR10","doi-asserted-by":"publisher","first-page":"650","DOI":"10.1109\/TVLSI.2008.2000243","volume":"16","author":"D Balkan","year":"2008","unstructured":"Balkan D, Sharkey J, Ponomarev D, Ghose K (2008) Selective writeback: reducing register file pressure and energy consumption. IEEE Trans Very Large Scale Integr VLSI Syst 16(6):650\u2013661","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"9264_CR11","unstructured":"Tseng JH, Asanovic K (2000) Energy-efficient register access. In: 13th Symposium on integrated circuits and systems design, pp 377\u2013382"},{"key":"9264_CR12","doi-asserted-by":"crossref","unstructured":"Gonzalez R, Cristal A, Ortega D, Veidenbaum A, Valero M (2004) A content aware integer register file organization. In: 31st Annual international symposium on computer architecture, pp 314\u2013324","DOI":"10.1145\/1028176.1006727"},{"key":"9264_CR13","doi-asserted-by":"crossref","unstructured":"Zalamea J, Llosa J, Ayguade E, Valero M (2000) Two-level hierarchical register file organization for VLIW processors. In: 33rd Annual IEEE\/ACM international symposium on microarchitecture, 2000. MICRO-33, pp 137\u2013146","DOI":"10.1145\/360128.360143"},{"key":"9264_CR14","doi-asserted-by":"crossref","unstructured":"Hui Zeng, NY Binghamton, Ghose K (2006) Register file caching for energy efficiency. In: Proceedings of the 2006 international symposium on low power electronics and design (ISLPED\u201906), pp 244\u2013249","DOI":"10.1145\/1165573.1165633"},{"key":"9264_CR15","doi-asserted-by":"crossref","unstructured":"Yung R, Wilhelm NC (1995) Caching processor general registers. In: 1995 IEEE international conference on computer design: VLSI in computers and processors, 1995. ICCD \u201995. Proceedings, pp 307\u2013312","DOI":"10.1109\/ICCD.1995.528826"},{"key":"9264_CR16","doi-asserted-by":"crossref","unstructured":"Shioya R, Horio K, Goshima M, Sakai S (2010) Register cache system not for latency reduction purpose. In: 2010 43rd Annual IEEE\/ACM international symposium on microarchitecture, pp 301\u2013312","DOI":"10.1109\/MICRO.2010.43"},{"key":"9264_CR17","unstructured":"Hu Z, Martonosi M. Reducing register file power consumption by exploiting value lifetime characteristics. In: Workshop on complexity-effective design (WCED)"},{"key":"9264_CR18","doi-asserted-by":"crossref","unstructured":"Balasubramonian R, Dwarkadas S, Albonesi DH (2001) Reducing the complexity of the register file in dynamic superscalar processors. In: Proceedings of the 34th annual ACM\/IEEE international symposium on microarchitecture, ser. MICRO 34. IEEE Computer Society, Washington, DC, USA, pp 237\u2013248. [Online]. Available: http:\/\/dl.acm.org\/citation.cfm?id=563998.564029","DOI":"10.1109\/MICRO.2001.991122"},{"key":"9264_CR19","doi-asserted-by":"publisher","unstructured":"Cruz J-L, Gonz\u00e1lez A, Valero M, Topham NP (2000) Multiple-banked register file architectures. In: Proceedings of the 27th annual international symposium on computer architecture, ser. ISCA \u201900. ACM, New York, NY, USA, pp 316\u2013325. [Online]. Available: https:\/\/doi.org\/10.1145\/339647.339708","DOI":"10.1145\/339647.339708"},{"key":"9264_CR20","doi-asserted-by":"publisher","unstructured":"Tseng J\u00a0H, Asanovi\u0107 K (2003) Banked multiported register files for high-frequency superscalar microprocessors. In: Proceedings of the 30th annual international symposium on computer architecture, ser. ISCA \u201903. ACM, New York, NY, USA, pp 62\u201371. [Online]. Available: https:\/\/doi.org\/10.1145\/859618.859627","DOI":"10.1145\/859618.859627"},{"key":"9264_CR21","unstructured":"Butts JA, Sohi GS (2004) Use-based register caching with decoupled indexing. In: Proceedings of the 31st annual international symposium on computer architecture, ser. ISCA \u201904. IEEE Computer Society, Washington, DC, USA, pp 302. [Online]. Available: http:\/\/dl.acm.org\/citation.cfm?id=998680.1006724"},{"key":"9264_CR22","doi-asserted-by":"crossref","unstructured":"Lozano LA, Gao GR (1995) Exploiting short-lived variables in superscalar processors. In: Proceedings of the 28th annual international symposium on microarchitecture, pp 292\u2013302","DOI":"10.1109\/MICRO.1995.476839"},{"key":"9264_CR23","doi-asserted-by":"publisher","unstructured":"Swensen JA, Patt YN (1988) Hierarchical registers for scientific computers. In: Proceedings of the 2Nd international conference on supercomputing, ser. ICS \u201988. ACM, New York, NY, USA, pp 346\u2013354. [Online]. Available: https:\/\/doi.org\/10.1145\/55364.55398","DOI":"10.1145\/55364.55398"},{"issue":"4","key":"9264_CR24","doi-asserted-by":"publisher","first-page":"13:1","DOI":"10.1145\/1596510.1596511","volume":"6","author":"TM Jones","year":"2009","unstructured":"Jones TM, O\u2019Boyle MFP, Abella J, Gonz\u00e1lez A, Ergin O (2009) Energy-efficient register caching with compiler assistance. ACM Trans Archit Code Optim 6(4):13:1-13:23. https:\/\/doi.org\/10.1145\/1596510.1596511","journal-title":"ACM Trans Archit Code Optim"},{"issue":"2","key":"9264_CR25","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/L-CA.2009.45","volume":"8","author":"J Balfour","year":"2009","unstructured":"Balfour J, Harting RC, Dally WJ (2009) Operand registers and explicit operand forwarding. IEEE Comput Archit Lett 8(2):60\u201363","journal-title":"IEEE Comput Archit Lett"},{"key":"9264_CR26","doi-asserted-by":"publisher","unstructured":"Zeng H, Ghose K (2006) Register file caching for energy efficiency. In: Proceedings of the 2006 international symposium on low power electronics and design, ser. ISLPED \u201906. Minus. ACM, New York, NY, USA, pp 244\u2013249. [Online]. Available: https:\/\/doi.org\/10.1145\/1165573.1165633","DOI":"10.1145\/1165573.1165633"},{"key":"9264_CR27","doi-asserted-by":"publisher","unstructured":"Gebhart M, Johnson DR, Tarjan D, Keckler SW, Dally WJ, Lindholm E, Skadron K (2011) Energy-efficient mechanisms for managing thread context in throughput processors. In: Proceedings of the 38th annual international symposium on computer architecture, ser. ISCA \u201911. ACM, New York, NY, USA, pp 235\u2013246. [Online]. Available: https:\/\/doi.org\/10.1145\/2000064.2000093","DOI":"10.1145\/2000064.2000093"},{"key":"9264_CR28","unstructured":"Muralimanohar N, Balasubramonian R, Jouppi NP (2009) CACTI 6.0: a tool to model large caches. HP Laboratories, pp 22\u201331"},{"issue":"2","key":"9264_CR29","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin T, Larson E, Ernst D (2002) Simplescalar: an infrastructure for computer system modeling. Computer 35(2):59\u201367. https:\/\/doi.org\/10.1109\/2.982917","journal-title":"Computer"},{"key":"9264_CR30","doi-asserted-by":"crossref","unstructured":"Burger D, Austin TM (1997) The SimpleScalar tool set, Version 2.0","DOI":"10.1145\/268806.268810"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-022-09264-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10617-022-09264-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-022-09264-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T16:27:47Z","timestamp":1656606467000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10617-022-09264-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,29]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2022,6]]}},"alternative-id":["9264"],"URL":"https:\/\/doi.org\/10.1007\/s10617-022-09264-2","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5,29]]},"assertion":[{"value":"12 July 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 May 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 May 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}