{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:24:31Z","timestamp":1740122671322,"version":"3.37.3"},"reference-count":61,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2022,9,14]],"date-time":"2022-09-14T00:00:00Z","timestamp":1663113600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,9,14]],"date-time":"2022-09-14T00:00:00Z","timestamp":1663113600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1007\/s10617-022-09265-1","type":"journal-article","created":{"date-parts":[[2022,9,14]],"date-time":"2022-09-14T15:02:56Z","timestamp":1663167776000},"page":"133-159","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Emulation and verification framework for MPSoC based on NoC and RISC-V"],"prefix":"10.1007","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4925-0575","authenticated-orcid":false,"given":"Mostafa","family":"Khamis","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6318-2919","authenticated-orcid":false,"given":"Sameh","family":"El-Ashry","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1409-199X","authenticated-orcid":false,"given":"Mohamed","family":"AbdElsalam","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6033-733X","authenticated-orcid":false,"given":"M. Watheq","family":"El-Kharashi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7326-2701","authenticated-orcid":false,"given":"Ahmed","family":"Shalaby","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,9,14]]},"reference":[{"key":"9265_CR1","doi-asserted-by":"publisher","first-page":"80011","DOI":"10.1109\/ACCESS.2019.2923219","volume":"7","author":"J Hyeonguk","year":"2019","unstructured":"Hyeonguk J, Kyuseung H, Sukho L, Jae-Jin L, Woojoo L (2019) Mmnoc: embedding memory management units into network-on-chip for lightweight embedded systems. IEEE Access 7:80011\u201380019","journal-title":"IEEE Access"},{"key":"9265_CR2","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1016\/j.micpro.2010.09.008","volume":"35","author":"E Muhammad","year":"2011","unstructured":"Muhammad E, Abdelhafid B (2011) A hardwired noc infrastructure for embedded systems on fpgas. Microprocess Microsyst 35:200\u2013216","journal-title":"Microprocess Microsyst"},{"key":"9265_CR3","doi-asserted-by":"crossref","unstructured":"Sgroi M, Sheets M, Mihal A, Keutzer K, Malik S, Rabaey J, Sangiovanni-Vencentelli A (2001)Addressing the system-on-a-chip interconnect woes through communication-based design. In: Proceedings of the 38th annual Design Automation Conference. ACM, pp 667\u2013672","DOI":"10.1145\/378239.379045"},{"key":"9265_CR4","doi-asserted-by":"crossref","unstructured":"Elmiligi H, Morgan AA, El-Kharashi MW, Gebali F (2007) A topology-based design methodology for networks-on-chip applications. In: Zorian Y, ElTahawy H, Ivanov A, Salem A (eds) Proceedings of the second IEEE International Design and Test Workshop (IDT 2007), Cairo, Egypt, pp 61\u201365","DOI":"10.1109\/IDT.2007.4437429"},{"key":"9265_CR5","doi-asserted-by":"crossref","unstructured":"Morgan AA, Elmiligi H, El-Kharashi MW, Gebali F (2010) Multiobjective optimization for networks-on-chip architectures using genetic algorithms. In: IEEE International Symposium on Circuits and Systems, 2010. ISCAS 2010. IEEE, Paris, pp 3725\u20133728","DOI":"10.1109\/ISCAS.2010.5537754"},{"key":"9265_CR6","doi-asserted-by":"crossref","unstructured":"Said M, Hassan H, Kim H, Khamis M (2017) A novel power reduction technique using wire multiplexing. In: 30th IEEE International System-on-Chip Conference (SOCC). IEEE, Munich, pp 149\u2013152","DOI":"10.1109\/SOCC.2017.8226026"},{"key":"9265_CR7","volume-title":"Principles and practices of interconnection networks","author":"WJ Dally","year":"2003","unstructured":"Dally WJ, Towles BP (2003) Principles and practices of interconnection networks. Elsevier, San Francisco"},{"key":"9265_CR8","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, Micheli GD (2002) Topology-based design methodology for networks-on-chip applications. Computer 35:70\u201378","journal-title":"Computer"},{"key":"9265_CR9","doi-asserted-by":"crossref","unstructured":"El-Naggar A, Medhat A, Al-Abassy B, Massoud E, Ibrahim H, amd MK, Shalaby A (2017)Performance evaluation of virtual channel ow control in centralized and distributed networks for system on chip. In: 29th International Conference on Microelectronics (ICM). IEEE, Beirut","DOI":"10.1109\/ICM.2017.8268864"},{"key":"9265_CR10","volume-title":"Networks on chips: technology and tools","author":"GD Micheli","year":"2006","unstructured":"Micheli GD, Benini L (2006) Networks on chips: technology and tools. Academic Press"},{"key":"9265_CR11","doi-asserted-by":"crossref","unstructured":"Wolkotte P, Holzenspies P, Smit G (2007) Fast, accurate and detailed NoC simulations. In: The IEEE\/ACM Int. Symp. on Networks-on-Chip (NOCS). IEEE\/ACM, Princeton, pp 323\u2013332","DOI":"10.1109\/NOCS.2007.18"},{"key":"9265_CR12","unstructured":"Wang D (2010) An FPGA-based accelerator platform for network-on-chip simulation. Masters thesis, University of Toronto, Toronto, ON, Canada"},{"key":"9265_CR13","doi-asserted-by":"crossref","unstructured":"Jian N, Becker DU, Michelogiannakis G, Balfour J, Towles B, Shaw DE, Kim J, Dally WJ (2013) A detailed and exible cycle-accurate network-on-chip simulator. In: 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, Austin, pp 86\u201396","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"9265_CR14","doi-asserted-by":"crossref","unstructured":"Genko N, Atienza D, Micheli GD, Mendias JM, Hermida R, Catthoor F (2005) A complete network-on-chip emulation framework. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), vol 1. IEEE, Munich, pp 246\u2013251","DOI":"10.1109\/DATE.2005.5"},{"key":"9265_CR15","doi-asserted-by":"publisher","first-page":"1241","DOI":"10.1080\/00207217.2010.512017","volume":"97","author":"Y Liu","year":"2010","unstructured":"Liu Y, Liu P, Jiang Y, Yang M, Wu K, Wang W, Yao Q (2010) Building a multi-FPGA-based emulation framework to support NoC design and verification. Int J Electron 97:1241\u20131262","journal-title":"Int J Electron"},{"key":"9265_CR16","unstructured":"Mentor a Siemens Business, Veloce. https:\/\/www.mentor.com\/products\/fv\/emulation-systems\/. Accessed 1 Sept 2020"},{"key":"9265_CR17","doi-asserted-by":"publisher","first-page":"278","DOI":"10.1109\/TVLSI.2004.840763","volume":"13","author":"S Hassoun","year":"2005","unstructured":"Hassoun S, Kudlugi M, Pryor D, Selvidge C (2005) A transaction-based unified architecture for simulation and emulation. IEEE Trans Very Large Scale Integr (VLSI) Syst 13:278\u2013287","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"9265_CR18","doi-asserted-by":"crossref","unstructured":"Yun YN, Kim JB, Kim ND, Min B (2011) Beyond UVM for practical SoC verification. In: International SoC Design Conference (ISOCC). IEEE, Jeju, pp 158\u2013162","DOI":"10.1109\/ISOCC.2011.6138671"},{"key":"9265_CR19","doi-asserted-by":"crossref","unstructured":"Eissa AS, Ibrahem MA, Elmohr MA, Zamzam Y, El-Yamany A, El-Ashry S, Khamis M, Shalaby A (2017) A reusable verification environment for NoC platforms using UVM. In: IEEE EU- ROCON 2017-17th International Conference on Smart Technologies. IEEE, pp 239\u2013242","DOI":"10.1109\/EUROCON.2017.8011112"},{"key":"9265_CR20","doi-asserted-by":"crossref","unstructured":"El-Naggar A, Massoud E, Medhat A, Ibrahim H, Al-Abassy B, El-Ashry S, Khamis M, Shalaby A (2016) A narrative of UVM testbench environment for interconnection routers: a practical approach. In: 11th International Design & Test Symposium (IDT). IEEE","DOI":"10.1109\/IDT.2016.7843022"},{"key":"9265_CR21","doi-asserted-by":"crossref","unstructured":"Khamis M, El-Ashry S, Shalaby A, AbdElsalam M, El- Kharashi MW (2018) A Configurable RISC-V for NoC-based MPSoCs: a framework for hardware emulation. In: 11th International Workshop on Network on Chip Architectures (NoCArc). IEEE, Fukuoka","DOI":"10.1109\/NOCARC.2018.8541158"},{"key":"9265_CR22","doi-asserted-by":"crossref","unstructured":"Papamichael MK, Hoe JC (2012) Connect: re-examining conventional wisdom for designing NoCs in the context of FPGAs. In: Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays. ACM\/SIGDA, Monterey, pp 37\u201346","DOI":"10.1145\/2145694.2145703"},{"key":"9265_CR23","doi-asserted-by":"crossref","unstructured":"Ost L, Mello A, Palma J, Moraes F, Calazans N (2005) MAIA: a framework for networks on chip generation and verification. In: Proceedings of the 2005 Asia and South Pacific Design Automation Conference. IEEE, Shanghai, pp 49\u201352","DOI":"10.1145\/1120725.1120741"},{"key":"9265_CR24","unstructured":"Mello A, Calazans N, Moraes F (2011) Atlas\u2014an environment for NoC generation and evaluation. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France"},{"key":"9265_CR25","unstructured":"Xu J, Wolf W, Henkel J, Chakradhar S, Lv T (2004) A case study in networks-on-chip design for embedded video. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), vol 2. IEEE, Paris, pp 770\u2013775"},{"key":"9265_CR26","unstructured":"Cheung N, Parameswaran S, Henkel J (2003) INSIDE: INstruction Selection\/Identification & Design Exploration for extensible processors. In: IEEE\/ACM International Conference on Computer Aided Design (IC- CAD), San Jose, CA, USA"},{"key":"9265_CR27","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1016\/j.micpro.2017.08.007","volume":"54","author":"A Monemi","year":"2017","unstructured":"Monemi A, Tang JW, Palesi M, Marsono MN (2017) ProNoC: a low latency network-on-chip based many-core system-on-chip prototyping platform. Microprocess Microsyst 54:60\u201374","journal-title":"Microprocess Microsyst"},{"key":"9265_CR28","doi-asserted-by":"crossref","unstructured":"Busseuil R, Barthe L, Almeida GM, Ost L, Bruguier F, Sassatelli G, Benoit P, Robert M, Torres L (2011) Open-scale: a scalable, open-source NOC-based MPSoC for design space exploration. In: International Conference on Reconfigurable Computing and FPGAs. IEEE, Cancun, pp 357\u2013362","DOI":"10.1109\/ReConFig.2011.66"},{"key":"9265_CR29","unstructured":"Zhang Q, Zhou M, Chen J, Yang H (2015) A homogeneous many-core x86 processor full system framework based on NoC. In: 4th International Conference on Computer Science and Network Technology (ICCSNT), Harbin, China"},{"key":"9265_CR30","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1145\/2954679.2872414","volume":"51","author":"J Balkind","year":"2016","unstructured":"Balkind J, McKeown M, Fu Y, Nguyen T, Zhou Y, Lavrov A, Shahrad M, Fuchs A, Payne S, Liang X, Matl M, Wentzlaff D (2016) OpenPiton: an open source manycore research framework. CM SIGPLAN Notices 51:217\u2013232","journal-title":"CM SIGPLAN Notices"},{"key":"9265_CR31","doi-asserted-by":"crossref","unstructured":"Skalicky S, Schmidt AG, Lopez S, French M (2015) A unified hardware\/ software mpsoc system construction and run-time framework. In: Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, Grenoble, pp 301\u2013304","DOI":"10.7873\/DATE.2015.0097"},{"key":"9265_CR32","doi-asserted-by":"publisher","first-page":"5247","DOI":"10.1007\/s00034-020-01411-z","volume":"39","author":"BMP Prasad","year":"2020","unstructured":"Prasad BMP, Parane K, Talawar B (2020) An efficient FPGA-based network-on-chip simulation framework utilizing the hard blocks. Circuits Syst Signal Process 39:5247\u20135271","journal-title":"Circuits Syst Signal Process"},{"key":"9265_CR33","doi-asserted-by":"publisher","first-page":"103","DOI":"10.1007\/s10617-019-09223-4","volume":"23","author":"M Ruaro","year":"2019","unstructured":"Ruaro M, Caimi LL, Fochi V, Moraes FG (2019) Memphis: a framework for heterogeneous many-core SoCs generation and validation. Des Autom Embed Syst 23:103\u2013122","journal-title":"Des Autom Embed Syst"},{"key":"9265_CR34","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/TPDS.2005.22","volume":"16","author":"D Bertozzi","year":"2005","unstructured":"Bertozzi D, Jalabert A, Murali S, Tamhankar R, Stergiou S, Benini L, Micheli GD (2005) NoC synthesis ow for customized domain specific multiprocessor systems-on-chip. IEEE Trans Parallel Distrib Syst 16:113\u2013129","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"9265_CR35","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1109\/MDT.2005.99","volume":"v22 i5","author":"K Goossens","year":"2005","unstructured":"Goossens K, Dielissen J, Radulescu A (2005) \u00c6thereal network on chip: concepts, architectures, and implementations. IEEE Des Test v22 i5:414\u2013421","journal-title":"IEEE Des Test"},{"key":"9265_CR36","unstructured":"Siguenza-Tortosa D, Nurmi J (2002) Vhdl-based simulation environment for proteo NoC. In: High-level design validation and test workshop. IEEE, Cannes"},{"key":"9265_CR37","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/MCAS.2007.910029","volume":"7","author":"N Genko","year":"2007","unstructured":"Genko N, Atienza D, Micheli GD, Benini L (2007) Feature-NoC emulation: a tool and design ow for MPSoC. IEEE Circuits Syst Mag 7:42\u201351","journal-title":"IEEE Circuits Syst Mag"},{"key":"9265_CR38","doi-asserted-by":"crossref","unstructured":"Krasteva YE, Criado F, Torre E, Riesgo T (2008) A fast emulation-based NoC prototyping framework. In: International conference on reconfigurable computing and FPGAs. IEEE, Cancun, pp 211\u2013216","DOI":"10.1109\/ReConFig.2008.74"},{"key":"9265_CR39","doi-asserted-by":"crossref","unstructured":"Sievers G, Ax J, Kucza N, Fla\u00dfkamp M, Jungeblut T, Kelly W, Porrmann M, R\u00fcckert U (2015) Evaluation of interconnect fabrics for an embedded MPSoC in 28 nm FD-SOI. In: IEEE International Symposium on Circuits and Systems, 2015. ISCAS 2015. IEEE, Lisbon, pp 1925\u20131928","DOI":"10.1109\/ISCAS.2015.7169049"},{"key":"9265_CR40","doi-asserted-by":"crossref","unstructured":"H\u00fcbener B, Sievers G, Jungeblut T, Porrmann M, R\u00fcckert U (2014) Coreva: a configurable resource-efficient vliw processor architecture. In: 2014 12th IEEE International Conference on Embedded and Ubiquitous Computing (EUC). IEEE, Milano, pp 9\u201316","DOI":"10.1109\/EUC.2014.11"},{"key":"9265_CR41","doi-asserted-by":"crossref","unstructured":"Carara EA, Oliveira RPD, Calazans NL, Moraes FG (2009) HeMPS\u2014a framework for NoC-based MPSoC generation. In: IEEE International Symposium on Circuits and Systems, 2009. ISCAS","DOI":"10.1109\/ISCAS.2009.5118013"},{"key":"9265_CR42","unstructured":"Plasma core. https:\/\/opencores.org\/projects\/plasma. Accessed 1 Sept 2020"},{"key":"9265_CR43","unstructured":"Waterman A, Lee Y, Patterson DA, Asanovic K (2011) The RISC-V instruction set manual: base user-level ISA. In: EECS Department, UC Berkeley, Tech. Rep. UCB\/EECS-2011-62, vol 1"},{"key":"9265_CR44","unstructured":"Traber A, Stucki S, Zaruba F, Gautschi M, Pullini A, Benini L (2015) Pulpino: a RISC-V based single-core system. In: OpenRISC Conference. ORCONF, Geneva"},{"key":"9265_CR45","doi-asserted-by":"crossref","unstructured":"Elmohr M, Eissa A, Ibrahim M, Khamis M, El-Ashry S, Shalaby A, AbdElsalam M, El Kharashi MW (2018) RVNoC: a framework for generating RISC-V NoC-based MPSoC. In: 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP). IEEE, Cambridge, pp 617\u2013621","DOI":"10.1109\/PDP2018.2018.00103"},{"key":"9265_CR46","unstructured":"Becker DU (2012) Efficient microarchitecture for network-on-chip routers. Ph.D. thesis, Stanford University, Standford, CA, USA"},{"key":"9265_CR47","doi-asserted-by":"crossref","unstructured":"Khamis M, Said M, Shalaby A (2017) Work-in-progress: a flexible router architecture for 3D NoCs. In: IEEE Real-Time Systems Symposium (RTSS). IEEE, Paris, pp 1025\u20131040","DOI":"10.1109\/RTSS.2017.00044"},{"key":"9265_CR48","doi-asserted-by":"crossref","unstructured":"Khamis M, Zaytoon A, Shalaby A (2015) Evaluating the feasibility of centralized router for network on chip. In: 27th International Conference on Microelectronics (ICM). IEEE, Casablanca, pp 238\u2013241","DOI":"10.1109\/ICM.2015.7438032"},{"key":"9265_CR49","doi-asserted-by":"crossref","unstructured":"Glass C, Ni L (1992) The turn model for adaptive routing. In: Computer Architecture, 1992. Proceedings. The 19th Annual International Symposium. IEEE, Gold Coast, pp 278\u2013287","DOI":"10.1145\/146628.140384"},{"key":"9265_CR50","unstructured":"Synopsys corporation, Zebu emulation platform. http:\/\/www.synopsys.com\/verification\/emulation.html\/. Accessed 1 Sept 2020"},{"key":"9265_CR51","unstructured":"Hatem E, Mostafa K, Amr S, Mohammed K (2017) A novel assertions-based code coverage automatic cad tool. In: IEEE EUROCON 2017, 17th International Conference on Smart Technologies. IEEE, Ohrid, pp 277\u2013281"},{"key":"9265_CR52","unstructured":"Roe S, Um U, Koh H, Ahn H, Kim Y, Choi S (2018) UVM acceleration using hardware mulator at pre-silicon stage. In: Proceedings of Design and Verification Conference (DVCON), San Jose, CA"},{"key":"9265_CR53","unstructured":"Rao N, Kumar KR, Verma V, Kumar G (2014) Using simulation acceleration to achieve 100X performance improvement with UVM based testbenches. In: Proceedings of Design and Verification Conference (DV- CON), Bangalore, India"},{"key":"9265_CR54","doi-asserted-by":"publisher","first-page":"1137","DOI":"10.1109\/TCAD.2019.2908921","volume":"39","author":"S El-Ashry","year":"2020","unstructured":"El-Ashry S, Khamis M, Ibrahim H, Shalaby A, Abdelsalam M, El-Kharashi MW (2020) On error injection for NoC platforms: a UVM-based generic verification environment. IEEE Trans Comput Aided Des Integr Circuits Syst 39:1137\u20131150","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"9265_CR55","doi-asserted-by":"crossref","unstructured":"El-Ashry S, Ibrahim H, Ibrahim M, Khamis M, Shalaby A, Abdelsalam M, El-Kharashi MW (2017)On error injection for NoC platforms: a UVM-based practical case study. In: 10th International Workshop on Network on Chip Architectures (NoCArc), Cambridge, MA, USA","DOI":"10.1145\/3139540.3139544"},{"key":"9265_CR56","unstructured":"IEEE standard for Universal Verification Methodology language reference manual. In: IEEE Std 1800.2-2017, May 2017"},{"key":"9265_CR57","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0791-1","volume-title":"Reliability, availability and serviceability of networks-on-chip","author":"E Cota","year":"2012","unstructured":"Cota E, Amory Ad, Lubaszewski MS (2012) Reliability, availability and serviceability of networks-on-chip. Springer"},{"key":"9265_CR58","doi-asserted-by":"publisher","first-page":"1025","DOI":"10.1109\/TC.2005.134","volume":"54","author":"PP Pande","year":"2005","unstructured":"Pande PP, Grecu C, Jones M, Ivanov A, Saleh R (2005) Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Trans Comput 54:1025\u20131040","journal-title":"IEEE Trans Comput"},{"key":"9265_CR59","volume-title":"On-chip networks, synthesis lectures on computer architecture","author":"NE Jerger","year":"2009","unstructured":"Jerger NE, Peh LS (2009) On-chip networks, synthesis lectures on computer architecture. Morgan & Claypool publishers"},{"key":"9265_CR60","doi-asserted-by":"publisher","first-page":"562","DOI":"10.1016\/j.sysarc.2014.04.004","volume":"60","author":"PK Sahu","year":"2014","unstructured":"Sahu PK, Manna K, Shah N, Chattopadhyay S (2014) Extending Kernighan-Lin partitioning heuristic for application mapping onto network on-chip. J Syst Archit 60:562\u2013578","journal-title":"J Syst Archit"},{"key":"9265_CR61","unstructured":"Nicholas N, Peter S, Ralph B, Sebastian B, Gregory D, Guido T (2007) Minizinc: towards a standard CP modelling language. In: Principles and practice of Constraint Programming\u2014CP, vol 4741. Springer, Berlin, pp 529\u2013543"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-022-09265-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10617-022-09265-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-022-09265-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,21]],"date-time":"2023-02-21T19:52:59Z","timestamp":1677009179000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10617-022-09265-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,14]]},"references-count":61,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2022,12]]}},"alternative-id":["9265"],"URL":"https:\/\/doi.org\/10.1007\/s10617-022-09265-1","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[2022,9,14]]},"assertion":[{"value":"17 October 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 August 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 September 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no relevant financial or non-financial interests to disclose.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}