{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T04:55:34Z","timestamp":1782968134180,"version":"3.54.5"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1007\/s10617-022-09266-0","type":"journal-article","created":{"date-parts":[[2023,1,2]],"date-time":"2023-01-02T19:05:06Z","timestamp":1672686306000},"page":"161-187","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Design and evaluation of an energy efficient DiamondMesh topology for on-chip interconnection networks"],"prefix":"10.1007","volume":"26","author":[{"given":"Lakshmi Kiranmai","family":"Varanasi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"B. K. N","family":"Srinivasarao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2023,1,2]]},"reference":[{"issue":"1","key":"9266_CR1","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, De Micheli G (2002) Networks on chips: a new SOC paradigm. Computer 35(1):70\u201378. https:\/\/doi.org\/10.1109\/2.976921","journal-title":"Computer"},{"key":"9266_CR2","volume-title":"Network-on-chip: the next generation of system-on-chip integration CRC Press","author":"S Kundu","year":"2014","unstructured":"Kundu S, Chattopadhyay S (2014) Network-on-chip: the next generation of system-on-chip integration CRC Press. Tayor and Francis group, UK"},{"key":"9266_CR3","unstructured":"Kumar SA et al (2002) A network on chip architecture and design methodology. In: Proceedings IEEE computer society annual symposium on VLSI. New Paradigms for VLSI Systems Design, ISVLSI"},{"issue":"1","key":"9266_CR4","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1016\/j.sysarc.2010.10.009","volume":"57","author":"C Wang","year":"2011","unstructured":"Wang C, Hu W-H, Lee SE, Bagherzadeh N (2011) Area and power-efficient innovative congestion-aware network-on-chip architecture. J Syst Archit 57(1):24\u201338. https:\/\/doi.org\/10.1016\/j.sysarc.2010.10.009","journal-title":"J Syst Archit"},{"issue":"5","key":"9266_CR5","doi-asserted-by":"publisher","first-page":"979","DOI":"10.1007\/s40031-021-00605-6","volume":"102","author":"GK Gupta","year":"2021","unstructured":"Gupta GK, Jha SK (2021) Formation of fault and balanced ring for fault tolerance in Dmesh network. J Instit Eng India: Series B 102(5):979\u2013985","journal-title":"J Instit Eng India: Series B"},{"key":"9266_CR6","doi-asserted-by":"crossref","unstructured":"Gautam S, Samad A, Umar MS (2022) Improving system performance in homogeneous multicore systems. J Sci Res66\u00a0(2)","DOI":"10.37398\/JSR.2022.660207"},{"issue":"10","key":"9266_CR7","doi-asserted-by":"publisher","first-page":"197","DOI":"10.14257\/ijmue.2015.10.10.21","volume":"10","author":"MH Furhad","year":"2015","unstructured":"Furhad MH, Kim J-M (2015) An extended diagonal mesh topology for network-on-chip architectures. Int J Multimed Ubiquitous Eng 10(10):197\u2013210","journal-title":"Int J Multimed Ubiquitous Eng"},{"issue":"4","key":"9266_CR8","doi-asserted-by":"publisher","first-page":"1054","DOI":"10.1002\/cpe.3364","volume":"27","author":"TC Xu","year":"2015","unstructured":"Xu TC, Lepp\u00e4nen V, Liljeberg P, Plosila J, Tenhunen H (2015) PDNOC: Partially diagonal network-on-chip for high efficiency multicore systems. Concurr Comput: Pract Exp 27(4):1054\u20131067","journal-title":"Concurr Comput: Pract Exp"},{"key":"9266_CR9","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1016\/j.jpdc.2017.10.011","volume":"113","author":"N Prasad","year":"2018","unstructured":"Prasad N, Mukherjee P, Chattopadhyay S, Chakrabarti I (2018) Design and evaluation of ZMesh topology for on-chip interconnection networks. J Parallel Distrib Comput 113:17\u201336","journal-title":"J Parallel Distrib Comput"},{"key":"9266_CR10","unstructured":"Bhanu PV, Mandapati N, Soumya J, Cenkeramaddi LR (2020) Fault-tolerant application mapping on to ZMesh topology based network-on-chip design"},{"key":"9266_CR11","unstructured":"Bhanu PV, Govil V, Jagadeesh S, Soumya J, Cenkeramaddi LR (2020) Novel fault-tolerant routing technique for ZMesh topology based network-on-chip design"},{"issue":"6","key":"9266_CR12","doi-asserted-by":"publisher","first-page":"775","DOI":"10.1109\/12.53599","volume":"39","author":"W Dally","year":"1990","unstructured":"Dally W (1990) Performance analysis of k-ary n-cube interconnection networks. IEEE Trans Comput 39(6):775\u2013785. https:\/\/doi.org\/10.1109\/12.53599","journal-title":"IEEE Trans Comput"},{"key":"9266_CR13","doi-asserted-by":"crossref","unstructured":"Kim J, Balfour J, Dally W (2007) Flattened butterfly topology for on-chip networks. In: 40th annual IEEE\/ACM international symposium on microarchitecture (MICRO)","DOI":"10.1109\/MICRO.2007.29"},{"issue":"7","key":"9266_CR14","doi-asserted-by":"publisher","first-page":"693","DOI":"10.1109\/TVLSI.2006.878263","volume":"14","author":"U Ogras","year":"2006","unstructured":"Ogras U, Marculescu R (2006) \u201cIt\u2019s a small world after all\u201c: NOC performance optimization via long-range link insertion. IEEE Trans Very Large Scale Int (VLSI) Syst 14(7):693\u2013706. https:\/\/doi.org\/10.1109\/TVLSI.2006.878263","journal-title":"IEEE Trans Very Large Scale Int (VLSI) Syst"},{"key":"9266_CR15","doi-asserted-by":"crossref","unstructured":"Grot B, Hestness J, Keckler SW, Mutlu O (2009) Express cube topologies for on-chip interconnects. In: IEEE 15th international symposium on high performance computer architecture","DOI":"10.1109\/HPCA.2009.4798251"},{"key":"9266_CR16","unstructured":"Liu F, Gu H, Yang Y (2010) Performance study of virtual-channel router for network-on-chip. In: International conference on computer design and applications"},{"key":"9266_CR17","doi-asserted-by":"crossref","unstructured":"Bhaskar AV, Venkatesh TG (2015) A study of the effect of virtual channels on the performance of network-on-chip. In: IEEE Student conference on research and development (SCOReD)","DOI":"10.1109\/SCORED.2015.7449335"},{"key":"9266_CR18","doi-asserted-by":"crossref","unstructured":"Nicopoulos CA (2006) et\u00a0al. VICHAR: A dynamic virtual channel regulator for network-on-chip routers. In: 39th annual IEEE\/ACM international symposium on microarchitecture (MICRO\u201906)","DOI":"10.1109\/MICRO.2006.50"},{"issue":"5","key":"9266_CR19","doi-asserted-by":"publisher","first-page":"1301","DOI":"10.1016\/j.camwa.2012.03.074","volume":"64","author":"MS Sayed","year":"2012","unstructured":"Sayed MS, Shalaby A, El-Sayed M, Goulart V (2012) Flexible router architecture for network-on-chip. Comput Math Appl 64(5):1301\u20131310. https:\/\/doi.org\/10.1016\/j.camwa.2012.03.074","journal-title":"Comput Math Appl"},{"issue":"1","key":"9266_CR20","doi-asserted-by":"publisher","first-page":"514","DOI":"10.1007\/s11227-013-0922-y","volume":"66","author":"X Wang","year":"2013","unstructured":"Wang X, Xiang D, Yu Z (2013) Tm: a new and simple topology for interconnection networks. J Supercomput 66(1):514\u2013538","journal-title":"J Supercomput"},{"key":"9266_CR21","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1016\/j.jnca.2016.07.009","volume":"73","author":"M Moudi","year":"2016","unstructured":"Moudi M, Othman M, Lun KY, Rahiman ARA (2016) x-folded tm: an efficient topology for interconnection networks. J Netw Comput Appl 73:27\u201334","journal-title":"J Netw Comput Appl"},{"key":"9266_CR22","doi-asserted-by":"crossref","unstructured":"Jiang N (2013) et\u00a0al. A detailed and flexible cycle-accurate network-on-chip simulator. In: IEEE international symposium on performance analysis of systems and software (ISPASS)","DOI":"10.1109\/ISPASS.2013.6557149"},{"issue":"2","key":"9266_CR23","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/LES.2015.2402197","volume":"7","author":"AB Kahng","year":"2015","unstructured":"Kahng AB, Lin B, Nath S (2015) Orion3. 0: A comprehensive NOC router estimation tool. IEEE Embedded Syst Lett 7(2):41\u201345","journal-title":"IEEE Embedded Syst Lett"},{"key":"9266_CR24","doi-asserted-by":"crossref","unstructured":"Hestness J, Keckler SW (2011) Netrace: Dependency-tracking traces for efficient network-on-chip experimentation. The University of Texas at Austin, Dept. of Computer Science, Tech. Rep","DOI":"10.1145\/1921249.1921258"},{"key":"9266_CR25","unstructured":"https:\/\/www.cs.utexas.edu\/netrace\/. Parsec"},{"key":"9266_CR26","unstructured":"https:\/\/www.xilinx.com\/support\/download.html. Xilinx vivado"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-022-09266-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10617-022-09266-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-022-09266-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,21]],"date-time":"2023-02-21T19:52:34Z","timestamp":1677009154000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10617-022-09266-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":26,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2022,12]]}},"alternative-id":["9266"],"URL":"https:\/\/doi.org\/10.1007\/s10617-022-09266-0","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]},"assertion":[{"value":"21 September 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 December 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 January 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing Interests"}}]}}