{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T17:37:52Z","timestamp":1744220272506,"version":"3.40.3"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,12,14]],"date-time":"2024-12-14T00:00:00Z","timestamp":1734134400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,12,14]],"date-time":"2024-12-14T00:00:00Z","timestamp":1734134400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100004263","name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","doi-asserted-by":"publisher","award":["21\/2551-0002089-0","21\/2551-0002089-0","21\/2551-0002050-4"],"award-info":[{"award-number":["21\/2551-0002089-0","21\/2551-0002089-0","21\/2551-0002050-4"]}],"id":[{"id":"10.13039\/501100004263","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","award":["313124\/2020-5","313124\/2020-5","403802\/2021-0"],"award-info":[{"award-number":["313124\/2020-5","313124\/2020-5","403802\/2021-0"]}],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001807","name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de S\u00e3o Paulo","doi-asserted-by":"publisher","award":["2021\/06947-6","2021\/06947-6","2021\/06825-8"],"award-info":[{"award-number":["2021\/06947-6","2021\/06947-6","2021\/06825-8"]}],"id":[{"id":"10.13039\/501100001807","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1007\/s10617-024-09291-1","type":"journal-article","created":{"date-parts":[[2024,12,14]],"date-time":"2024-12-14T07:27:43Z","timestamp":1734161263000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A variation-aware methodology for improved processor designs for the edge computing domain"],"prefix":"10.1007","volume":"29","author":[{"given":"Rafael B.","family":"Tonetto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriel L.","family":"Nazar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio Carlos S.","family":"Beck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,12,14]]},"reference":[{"issue":"5","key":"9291_CR1","doi-asserted-by":"publisher","first-page":"637","DOI":"10.1109\/JIOT.2016.2579198","volume":"3","author":"W Shi","year":"2016","unstructured":"Shi W, Cao J, Zhang Q, Li Y, Xu L (2016) Edge computing: vision and challenges. IEEE Internet Things J 3(5):637\u2013646. https:\/\/doi.org\/10.1109\/JIOT.2016.2579198","journal-title":"IEEE Internet Things J"},{"issue":"4","key":"9291_CR2","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/MM.2013.71","volume":"33","author":"UR Karpuzcu","year":"2013","unstructured":"Karpuzcu UR, Kim NS, Torrellas J (2013) Coping with parametric variation at near-threshold voltages. IEEE Micro 33(4):6\u201314. https:\/\/doi.org\/10.1109\/MM.2013.71","journal-title":"IEEE Micro"},{"key":"9291_CR3","doi-asserted-by":"crossref","unstructured":"Kaul H, Anders M, Hsu S, Agarwal A, Krishnamurthy R, Borkar S (2012) Near-threshold voltage (ntv) design - opportunities and challenges. In: DAC Design Automation Conference 2012, pp. 1149\u20131154","DOI":"10.1145\/2228360.2228572"},{"key":"9291_CR4","doi-asserted-by":"publisher","unstructured":"Pinckney N, Sewell K, Dreslinski RG, Fick D, Mudge T, Sylvester D, Blaauw D (2012) Assessing the performance limits of parallelized near-threshold computing. In: DAC Design Automation Conference 2012, pp. 1143\u20131148. https:\/\/doi.org\/10.1145\/2228360.2228571","DOI":"10.1145\/2228360.2228571"},{"key":"9291_CR5","doi-asserted-by":"publisher","unstructured":"Borkar S, Karnik T, Narendra S, Tschanz J, Keshavarzi A, De V (2003) Parameter variations and impact on circuits and microarchitecture. In: Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451), pp. 338\u2013342. https:\/\/doi.org\/10.1145\/775832.775920","DOI":"10.1145\/775832.775920"},{"key":"9291_CR6","doi-asserted-by":"publisher","unstructured":"Dreslinski RG, Wieckowski M, Blaauw D, Sylvester D, Mudge T (2010) Near-threshold computing: Reclaiming moore\u2019s law through energy efficient integrated circuits. Proceedings of the IEEE 98(2):253\u2013266. https:\/\/doi.org\/10.1109\/JPROC.2009.2034764","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"9291_CR7","doi-asserted-by":"publisher","unstructured":"Karpuzcu UR, Kolluru KB, Kim NS, Torrellas J (2012) Varius-ntv: A microarchitectural model to capture the increased sensitivity of manycores to process variations at near-threshold voltages. In: IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN 2012), pp. 1\u201311. https:\/\/doi.org\/10.1109\/DSN.2012.6263951","DOI":"10.1109\/DSN.2012.6263951"},{"issue":"11","key":"9291_CR8","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/MC.2005.379","volume":"38","author":"R Kumar","year":"2005","unstructured":"Kumar R, Tullsen DM, Jouppi NP, Ranganathan P (2005) Heterogeneous chip multiprocessors. Computer 38(11):32\u201338. https:\/\/doi.org\/10.1109\/MC.2005.379","journal-title":"Computer"},{"key":"9291_CR9","unstructured":"Arm DynamIQ: Expanding the Possibilities for Artificial Intelligence. https:\/\/community.arm.com\/developer\/ip-products\/processors\/b\/processors-ip-blog\/posts\/arm-dynamiq-expanding-the-possibilities-for-artificial-intelligence Accessed 2023-05-30"},{"key":"9291_CR10","unstructured":"Triggs, Robert: Apple Bionic SoC. https:\/\/www.androidauthority.com\/apple-iphone-a14-bionic-benchmark-1173400\/ Accessed 2023-05-30"},{"issue":"2","key":"9291_CR11","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1109\/4.982424","volume":"37","author":"KA Bowman","year":"2002","unstructured":"Bowman KA, Duvall SG, Meindl JD (2002) Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J Solid-State Circuits 37(2):183\u2013190. https:\/\/doi.org\/10.1109\/4.982424","journal-title":"IEEE J Solid-State Circuits"},{"key":"9291_CR12","doi-asserted-by":"publisher","unstructured":"Rehman S, Kriebel F, Sun D, Shafique M, Henkel J (2014) dtune: Leveraging reliable code generation for adaptive dependability tuning under process variation and aging-induced effects. In: 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u20136. https:\/\/doi.org\/10.1145\/2593069.2593127","DOI":"10.1145\/2593069.2593127"},{"issue":"3","key":"9291_CR13","doi-asserted-by":"publisher","first-page":"488","DOI":"10.1109\/TC.2016.2595560","volume":"66","author":"H Khdr","year":"2017","unstructured":"Khdr H, Pagani S, Sousa E, Lari V, Pathania A, Hannig F, Shafique M, Teich J, Henkel J (2017) Power density-aware resource management for heterogeneous tiled multicores. IEEE Trans Comput 66(3):488\u2013501. https:\/\/doi.org\/10.1109\/TC.2016.2595560","journal-title":"IEEE Trans Comput"},{"key":"9291_CR14","doi-asserted-by":"publisher","unstructured":"Shafique M, Gnad D, Garg S, Henkel J (2015) Variability-aware dark silicon management in on-chip many-core systems. In: 2015 Design, Automation & Test in Europe Conference Exhibition (DATE), pp. 387\u2013392. https:\/\/doi.org\/10.7873\/DATE.2015.0900","DOI":"10.7873\/DATE.2015.0900"},{"key":"9291_CR15","doi-asserted-by":"publisher","unstructured":"Stamelakos I, Xydis S, Palermo G, Silvano C (2014) Variation-aware voltage island formation for power efficient near-threshold manycore architectures. In: 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 304\u2013310. https:\/\/doi.org\/10.1109\/ASPDAC.2014.6742907","DOI":"10.1109\/ASPDAC.2014.6742907"},{"key":"9291_CR16","doi-asserted-by":"publisher","unstructured":"Karpuzcu UR, Sinkar A, Kim NS, Torrellas J (2013) Energysmart: Toward energy-efficient manycores for near-threshold computing. In: 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), pp. 542\u2013553. https:\/\/doi.org\/10.1109\/HPCA.2013.6522348","DOI":"10.1109\/HPCA.2013.6522348"},{"issue":"6","key":"9291_CR17","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/MDAT.2017.2750907","volume":"34","author":"D Rossi","year":"2017","unstructured":"Rossi D, Loi I, Pullini A, M\u00fcller C, Burg A, Conti F, Benini L, Flatresse P (2017) A self-aware architecture for pvt compensation and power nap in near threshold processors. IEEE Design Test 34(6):46\u201353. https:\/\/doi.org\/10.1109\/MDAT.2017.2750907","journal-title":"IEEE Design Test"},{"key":"9291_CR18","doi-asserted-by":"publisher","unstructured":"Maiti S, Kapadia N, Pasricha S (2015) Process variation aware dynamic power management in multicore systems with extended range voltage\/frequency scaling. In: 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1\u20134. https:\/\/doi.org\/10.1109\/MWSCAS.2015.7282119","DOI":"10.1109\/MWSCAS.2015.7282119"},{"key":"9291_CR19","doi-asserted-by":"publisher","unstructured":"Gammie G, Wang A, Chau M, Gururajarao S, Pitts R, Jumel F, Engel S, Royannez P, Lagerquist R, Mair H, Vaccani J, Baldwin G, Heragu K, Mandal R, Clinton M, Arden D, Ko U (2008) A 45nm 3.5g baseband-and-multimedia application processor using adaptive body-bias and ultra-low-power techniques. In: 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, pp. 258\u2013611. https:\/\/doi.org\/10.1109\/ISSCC.2008.4523155","DOI":"10.1109\/ISSCC.2008.4523155"},{"key":"9291_CR20","doi-asserted-by":"crossref","unstructured":"Gopireddy B, Song C, Torrellas J, Kim NS, Agrawal A, Mishra A (2016) Scalcore: Designing a core for voltage scalability. In: HPCA\u20192016, pp. 681\u2013693","DOI":"10.1109\/HPCA.2016.7446104"},{"issue":"1","key":"9291_CR21","doi-asserted-by":"publisher","first-page":"184","DOI":"10.1109\/JSSC.2010.2080550","volume":"46","author":"S Dighe","year":"2011","unstructured":"Dighe S, Vangal SR, Aseron P, Kumar S, Jacob T, Bowman KA, Howard J, Tschanz J, Erraguntla V, Borkar N, De VK, Borkar S (2011) Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core teraflops processor. IEEE J Solid-State Circuits 46(1):184\u2013193. https:\/\/doi.org\/10.1109\/JSSC.2010.2080550","journal-title":"IEEE J Solid-State Circuits"},{"key":"9291_CR22","doi-asserted-by":"crossref","unstructured":"Rathore V, Chaturvedi V, Singh AK, Srikanthan T, Shafique M (2019) Life guard: A reinforcement learning-based task mapping strategy for performance-centric aging management. In: 2019 56th ACM\/IEEE Design Automation Conference (DAC), pp. 1\u20136","DOI":"10.1145\/3316781.3317849"},{"key":"9291_CR23","doi-asserted-by":"publisher","unstructured":"Raghunathan B, Turakhia Y, Garg S, Marculescu D (2013) Cherry-picking: Exploiting process variations in dark-silicon homogeneous chip multi-processors. In: 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 39\u201344. https:\/\/doi.org\/10.7873\/DATE.2013.023","DOI":"10.7873\/DATE.2013.023"},{"key":"9291_CR24","doi-asserted-by":"publisher","unstructured":"Teodorescu R, Torrellas J (2008) Variation-aware application scheduling and power management for chip multiprocessors. In: 2008 International Symposium on Computer Architecture, pp. 363\u2013374. https:\/\/doi.org\/10.1109\/ISCA.2008.40","DOI":"10.1109\/ISCA.2008.40"},{"key":"9291_CR25","doi-asserted-by":"crossref","unstructured":"Tarsa SJ, Roy Chowdhury RB, Sebot J, Chinya G, Gaur J, Sankaranarayanan K, Lin C-K, Chappell R, Singhal R, Wang H (2019) Post-silicon cpu adaptation made practical using machine learning. In: 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA), pp. 14\u201326","DOI":"10.1145\/3307650.3322267"},{"key":"9291_CR26","doi-asserted-by":"publisher","unstructured":"Salehi M, Tavana MK, Rehman S, Kriebel F, Shafique M, Ejlali A, Henkel J (2015) Drvs: Power-efficient reliability management through dynamic redundancy and voltage scaling under variations. In: ISLPED\u201915, pp. 225\u2013230. https:\/\/doi.org\/10.1109\/ISLPED.2015.7273518","DOI":"10.1109\/ISLPED.2015.7273518"},{"key":"9291_CR27","doi-asserted-by":"publisher","unstructured":"Golanbari MS, Gebregiorgis A, Oboril F, Kiamehr S, Tahoori MB (2016) A cross-layer approach for resiliency and energy efficiency in near threshold computing. In: 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1\u20138. https:\/\/doi.org\/10.1145\/2966986.2980081","DOI":"10.1145\/2966986.2980081"},{"key":"9291_CR28","doi-asserted-by":"publisher","unstructured":"Haghbayan M-H, Rahmani A-M, Weldezion AY, Liljeberg P, Plosila J, Jantsch A, Tenhunen H (2014) Dark silicon aware power management for manycore systems under dynamic workloads. In: 2014 IEEE 32nd International Conference on Computer Design (ICCD), pp. 509\u2013512. https:\/\/doi.org\/10.1109\/ICCD.2014.6974729","DOI":"10.1109\/ICCD.2014.6974729"},{"key":"9291_CR29","doi-asserted-by":"publisher","first-page":"252","DOI":"10.1016\/j.vlsi.2018.02.013","volume":"65","author":"I Stamelakos","year":"2019","unstructured":"Stamelakos I, Xydis S, Palermo G, Silvano C (2019) Workload- and process-variation aware voltage\/frequency tuning for energy efficient performance sustainability of ntc manycores. Integration 65:252\u2013262. https:\/\/doi.org\/10.1016\/j.vlsi.2018.02.013","journal-title":"Integration"},{"issue":"8","key":"9291_CR30","doi-asserted-by":"publisher","first-page":"2314","DOI":"10.1109\/TPDS.2017.2654243","volume":"28","author":"J Wang","year":"2017","unstructured":"Wang J, Fu X, Zhang W, Zhang J, Qiu K, Li T (2017) On the implication of ntc versus dark silicon on emerging scale-out workloads: The multi-core architecture perspective. IEEE Trans Parallel Distrib Syst 28(8):2314\u20132327. https:\/\/doi.org\/10.1109\/TPDS.2017.2654243","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"9291_CR31","doi-asserted-by":"publisher","unstructured":"Wu B-C, Chen W-T, Liu T-T (2023) An error-resilient risc-v microprocessor with a fully integrated dc-dc voltage regulator for near-threshold operation in 28-nm cmos. IEEE Journal of Solid-State Circuits, 1\u201311 https:\/\/doi.org\/10.1109\/JSSC.2023.3287360","DOI":"10.1109\/JSSC.2023.3287360"},{"key":"9291_CR32","doi-asserted-by":"publisher","first-page":"68814","DOI":"10.1109\/ACCESS.2024.3401235","volume":"12","author":"P Baidya","year":"2024","unstructured":"Baidya P, Mandal S, Paul R (2024) Near threshold computation of partitioned ring learning with error (rlwe) hardware accelerator on reconfigurable architecture. IEEE Access 12:68814\u201368827. https:\/\/doi.org\/10.1109\/ACCESS.2024.3401235","journal-title":"IEEE Access"},{"key":"9291_CR33","doi-asserted-by":"publisher","unstructured":"Zhang J, Rangineni K, Ghodsi Z, Garg S (2018) Thundervolt: enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators. In: Proceedings of the 55th Annual Design Automation Conference. DAC \u201918. Association for Computing Machinery, New York, NY, USA. https:\/\/doi.org\/10.1145\/3195970.3196129","DOI":"10.1145\/3195970.3196129"},{"key":"9291_CR34","doi-asserted-by":"publisher","unstructured":"Wu X-X, Hung Y-W, Chen Y-C, Chang S-C (2020) Accuracy tolerant neural networks under aggressive power optimization. In: 2020 Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 774\u2013779. https:\/\/doi.org\/10.23919\/DATE48585.2020.9116475","DOI":"10.23919\/DATE48585.2020.9116475"},{"key":"9291_CR35","doi-asserted-by":"publisher","unstructured":"Tan J, Wang W, Ma M, Wei X, Yan K (2023) Improving the performance of cnn accelerator architecture under the impact of process variations. ACM Trans. Des. Autom. Electron. Syst. 28(5) https:\/\/doi.org\/10.1145\/3604236","DOI":"10.1145\/3604236"},{"key":"9291_CR36","first-page":"33","volume-title":"Embedded Comput Syst Arch Model Simul","author":"S Chakraborty","year":"2023","unstructured":"Chakraborty S, Safarpour M, Silv\u00e9n O (2023) Nthpc: embracing near-threshold operation for high performance multi-core systems. In: Silvano C, Pilato C, Reichenbach M (eds) Embedded Comput Syst Arch Model Simul. Springer, Cham, pp 33\u201342"},{"issue":"2","key":"9291_CR37","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1109\/JPROC.2009.2035453","volume":"98","author":"D Markovic","year":"2010","unstructured":"Markovic D, Wang CC, Alarcon LP, Liu T-T, Rabaey JM (2010) Ultralow-power design in near-threshold region. Proc of the IEEE 98(2):237\u2013252. https:\/\/doi.org\/10.1109\/JPROC.2009.2035453","journal-title":"Proc of the IEEE"},{"key":"9291_CR38","doi-asserted-by":"publisher","unstructured":"Tonetto RB, Beck ACS, Nazar GL (2022) Snap: Selective ntv heterogeneous architectures for power-efficient edge computing. In: 2022 25th Euromicro Conference on Digital System Design (DSD), pp. 357\u2013364. https:\/\/doi.org\/10.1109\/DSD57027.2022.00055","DOI":"10.1109\/DSD57027.2022.00055"},{"key":"9291_CR39","doi-asserted-by":"publisher","first-page":"449","DOI":"10.4153\/CJM-1965-045-4","volume":"17","author":"J Edmonds","year":"1965","unstructured":"Edmonds J (1965) Paths, trees, and flowers. Can J Math 17:449\u2013467. https:\/\/doi.org\/10.4153\/CJM-1965-045-4","journal-title":"Can J Math"},{"key":"9291_CR40","doi-asserted-by":"publisher","unstructured":"Amid, et al. (2020) Chipyard: Integrated design, simulation, and implementation framework for custom socs. IEEE Micro 40(4), 10\u201321 https:\/\/doi.org\/10.1109\/MM.2020.2996616","DOI":"10.1109\/MM.2020.2996616"},{"key":"9291_CR41","doi-asserted-by":"publisher","unstructured":"Shafaei A, Wang Y, Lin X, Pedram M (2014) Fincacti: Architectural analysis and modeling of caches with deeply-scaled finfet devices. In: 2014 IEEE Computer Society Annual Symposium on VLSI, pp. 290\u2013295. https:\/\/doi.org\/10.1109\/ISVLSI.2014.94","DOI":"10.1109\/ISVLSI.2014.94"},{"key":"9291_CR42","doi-asserted-by":"publisher","unstructured":"Tan C, Kulkarni A, Venkataramani V, Karunaratne M, Mitra T, Peh L-S (2016) Locus: Low-power customizable many-core architecture for wearables. In: 2016 International Conference on Compliers, Architectures, and Sythesis of Embedded Systems (CASES), pp. 1\u201310. https:\/\/doi.org\/10.1145\/2968455.2968506","DOI":"10.1145\/2968455.2968506"},{"key":"9291_CR43","doi-asserted-by":"publisher","unstructured":"Guthaus MR, et al (2001) Mibench: A free, commercially representative embedded benchmark suite. In: Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization. WWC-4 (Cat. No.01EX538), pp. 3\u201314. https:\/\/doi.org\/10.1109\/WWC.2001.990739","DOI":"10.1109\/WWC.2001.990739"},{"key":"9291_CR44","unstructured":"Pouchet L-N, Yuki T. PolyBench\/C. https:\/\/sourceforge.net\/projects\/polybench\/ Accessed 2023-05-30"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-024-09291-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10617-024-09291-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-024-09291-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T07:21:40Z","timestamp":1743751300000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10617-024-09291-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,14]]},"references-count":44,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,3]]}},"alternative-id":["9291"],"URL":"https:\/\/doi.org\/10.1007\/s10617-024-09291-1","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[2024,12,14]]},"assertion":[{"value":"31 May 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 December 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 December 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no conflict of interest to declare that are relevant to the content of this article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"1"}}