{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T13:27:52Z","timestamp":1648733272804},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2006,3,1]],"date-time":"2006-03-01T00:00:00Z","timestamp":1141171200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Form Method Syst Des"],"published-print":{"date-parts":[[2006,3]]},"DOI":"10.1007\/s10703-006-7841-y","type":"journal-article","created":{"date-parts":[[2006,5,3]],"date-time":"2006-05-03T17:11:54Z","timestamp":1146676314000},"page":"153-169","source":"Crossref","is-referenced-by-count":0,"title":["Reasoning about synchronization in GALS systems"],"prefix":"10.1007","volume":"28","author":[{"given":"Supratik","family":"Chakraborty","sequence":"first","affiliation":[]},{"given":"Joycee","family":"Mekie","sequence":"additional","affiliation":[]},{"given":"Dinesh K.","family":"Sharma","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,5,3]]},"reference":[{"key":"7841_CR1","unstructured":"Amon T, Borriello G, Hu T, Liu J (1997) Symbolic Timing Verification of Timing Diagrams using Presburger Formulas. In: Proc. of ACM\/IEEE Design Automation Conference, pp. 226\u2013231"},{"key":"7841_CR2","unstructured":"Bagnara R., et al. PPL: The Parma Polyhedra Library.http:\/\/www.cs.unipr.it\/ppl\/"},{"key":"7841_CR3","doi-asserted-by":"crossref","unstructured":"Burns SM (1991) Performance Analysis and Optimization of Asynchronous Circuits. Ph.D. thesis, California Institute of Technology","DOI":"10.21236\/ADA447732"},{"key":"7841_CR4","doi-asserted-by":"crossref","unstructured":"Chakraborty A, Greenstreet MR (2003) Efficient Self-Timed Interfaces for Crossing Clock Domains. In: Proc. of International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 78\u201388","DOI":"10.1109\/ASYNC.2003.1199168"},{"key":"7841_CR5","unstructured":"Chakraborty S, Composing sequence diagrams for GALS systems.http:\/\/www.cse.iitb.ac.in\/~supratik\/tools\/GALS_AutComp"},{"key":"7841_CR6","unstructured":"Chakraborty S (1998) Polynomial-Time Techniques for Approximate Timing Analysis of Asynchronous Systems. Ph.D. thesis, Stanford University"},{"issue":"4","key":"7841_CR7","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/T-C.1973.223730","volume":"C-22","author":"TJ Chaney","year":"1973","unstructured":"Chaney TJ, Molnar CE (1973) Anomalous Behavior of Synchronizer and Arbiter Circuits. IEEE Trans Comput C-22(4): 421\u2013422","journal-title":"IEEE Trans Comput"},{"key":"7841_CR8","unstructured":"Chapiro DM (1984) Globally Asynchronous Locally Synchronous Systems. Ph.D.thesis, Stanford University"},{"key":"7841_CR9","doi-asserted-by":"crossref","unstructured":"Clariso R, Cortadella J (2004) Verification of Timed Circuits with Symbolic Delays. In: Proc. of Asia and South Pacific Design Automation Conference, pp. 226\u2013231","DOI":"10.1109\/ASPDAC.2004.1337668"},{"key":"7841_CR10","unstructured":"Clarke EM, Grumberg O, Peled D (1999) Model checking. MIT Press"},{"key":"7841_CR11","doi-asserted-by":"crossref","first-page":"288","DOI":"10.1016\/0097-3165(73)90004-6","volume":"13","author":"GB Dantzig","year":"1973","unstructured":"Dantzig GB, Eaves BC (1973) Fourier-Motzkin Elimination and its Dual. J Combinat Theory (A) 13:288\u2013297","journal-title":"J Combinat Theory (A)"},{"issue":"3","key":"7841_CR12","doi-asserted-by":"crossref","first-page":"323","DOI":"10.1023\/A:1008345113376","volume":"8","author":"K Fisler","year":"1999","unstructured":"Fisler K (1999) Timing Diagrams: Formalization and Algorithmic Verification. J Logic, Lang Inform 8(3):323\u2013361","journal-title":"J Logic, Lang Inform"},{"key":"7841_CR13","doi-asserted-by":"crossref","unstructured":"Ginosar R, Kol R (1998) Adaptive synchronization. In: Proc. of Internanational Conf. Computer Design 188\u2013189","DOI":"10.1109\/ICCD.1998.727042"},{"key":"7841_CR14","unstructured":"Greenstreet MR (1993) STARI: A Technique for High-Bandwidth Communication. Ph.D.thesis, Princeton University"},{"key":"7841_CR15","unstructured":"ITU-T (1996) Message Sequence Charts (MSC), Recommendation Z.120 Technical Report"},{"key":"7841_CR16","doi-asserted-by":"crossref","unstructured":"Kessels J, Peeters A, Wielage P, Kim S-J (2002) Clock Synchronization through Handshake Signalling. In: Proc. of International Symposium on Advanced Research in Asynchronous Circuits and Systems pp 59\u201368","DOI":"10.1109\/ASYNC.2002.1000296"},{"key":"7841_CR17","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1145\/270580.270582","volume":"3","author":"K Khordoc","year":"1998","unstructured":"Khordoc K, Cerny E (1998) Semantics and Verification of Action Diagrams with Linear Timing Constraints. ACM Trans Design Autom Electr Syst 3:21\u201350","journal-title":"ACM Trans Design Autom Electr Syst"},{"key":"7841_CR18","doi-asserted-by":"crossref","unstructured":"Mekie J, Chakraborty S, Sharma DK (2004) Evaluation of Pausible Clocking for Interfacing High-Speed IP Cores in GALS Systems. In: Proc. of International Conference on VLSI Design pp 559\u2013564","DOI":"10.1109\/ICVD.2004.1260978"},{"key":"7841_CR19","doi-asserted-by":"crossref","unstructured":"Mekie J, Chakraborty S, Venkataramani G, Thiagarajan PS, Sharma DK (2006) Interface design for rationally clocked GALS systems. In: Proc. of International Symposium on Advanced Research in Asynchronous Circuits and Systems","DOI":"10.1109\/ASYNC.2006.19"},{"key":"7841_CR20","unstructured":"Muttersbach J (2001) Globally Asynchronous Locally Synchronous Architechtures for VLSI Systems. Ph.D. thesis, ETH Zurich"},{"issue":"2","key":"7841_CR21","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1109\/92.238425","volume":"1","author":"CJ Myers","year":"2002","unstructured":"Myers CJ, Meng TH-Y (2002) Synthesis of timed asynchronous circuits. IEEE Trans VLSI Syst 1(2):106\u2013119","journal-title":"IEEE Trans VLSI Syst"},{"key":"7841_CR22","unstructured":"Pugh W, et al. The Omega project.http:\/\/www.cs.umd.edu\/projects\/omega"},{"issue":"9","key":"7841_CR23","doi-asserted-by":"crossref","first-page":"1005","DOI":"10.1109\/12.2252","volume":"C-37","author":"FU Rosenberger","year":"1988","unstructured":"Rosenberger FU, Molnar CE, Chaney TJ, Fang T-P (1988) Q-Modules: Internally Clocked Delay-Insensitive Modules. IEEE Transactions on Computers C-37(9):1005\u20131018","journal-title":"IEEE Transactions on Computers"},{"key":"7841_CR24","doi-asserted-by":"crossref","unstructured":"Roychoudhury A, Thiagarajan PS, Tran T-A, Zvereva V (2004) Automatic Generation of Protocol Converters from Scenario-based Specifications. In: Proc. of IEEE International Real-Time Systems Symposium, pp. 447\u2013458","DOI":"10.1109\/REAL.2004.12"},{"key":"7841_CR25","unstructured":"Seitz CL (1980) System Timing. In: Mead CA, Conway LA (eds) Introduction to VLSI Systems, Addison-Wesley, Chap 7"},{"issue":"5","key":"7841_CR26","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1109\/92.894162","volume":"8","author":"AE Sjogren","year":"1999","unstructured":"Sjogren AE, Myers CJ (1999) Interfacing Synchronous and Asynchronous Modules within a High-speed Pipeline. IEEE Trans VLSI Syst 8(5):573\u2013583","journal-title":"IEEE Trans VLSI Syst"},{"key":"7841_CR27","unstructured":"Sproull RF, Sutherland IE (1985) Stoppable clock. Sutherland, Sproull and Associates. Technical Memo 3438"},{"key":"7841_CR28","unstructured":"Stucki MJ, Cox Jr JR (1979) Synchronization Strategies. In: Seitz CL (ed.). Proc. of the First Caltech Conference on Very Large Scale Integration, pp 375\u2013393"},{"key":"7841_CR29","unstructured":"Weste NHE, Eshraghian K (1992) Principles of CMOS VLSI design: A systems perspective. Addison-Wesley Publishing Company"},{"issue":"3","key":"7841_CR30","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1023\/A:1008680300467","volume":"12","author":"T-Y Yen","year":"1998","unstructured":"Yen T-Y, Ishii A, Casavant A, Wolf W (1998) Efficient Algorithms for Interface Timing Verification. Formal Methods in Syst Design 12(3):241\u2013265","journal-title":"Formal Methods in Syst Design"},{"key":"7841_CR31","unstructured":"Yun KY, Donohue RP (1996) Pausible clocking: A First Step Toward Heterogeneous systems. In: Proc. of International Conference on Computer Design, pp. 118\u2013123"}],"container-title":["Formal Methods in System Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10703-006-7841-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10703-006-7841-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10703-006-7841-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T22:01:02Z","timestamp":1559253662000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10703-006-7841-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,3]]},"references-count":31,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2006,3]]}},"alternative-id":["7841"],"URL":"https:\/\/doi.org\/10.1007\/s10703-006-7841-y","relation":{},"ISSN":["0925-9856","1572-8102"],"issn-type":[{"value":"0925-9856","type":"print"},{"value":"1572-8102","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006,3]]}}}