{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T07:05:32Z","timestamp":1648796732205},"reference-count":9,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2009,7,8]],"date-time":"2009-07-08T00:00:00Z","timestamp":1247011200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Form Methods Syst Des"],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1007\/s10703-009-0077-x","type":"journal-article","created":{"date-parts":[[2009,7,7]],"date-time":"2009-07-07T13:55:47Z","timestamp":1246974947000},"page":"40-55","source":"Crossref","is-referenced-by-count":2,"title":["Functional verification of power gated designs by\u00a0compositional reasoning"],"prefix":"10.1007","volume":"35","author":[{"given":"Cindy","family":"Eisner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Nahir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karen","family":"Yorav","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2009,7,8]]},"reference":[{"key":"77_CR1","doi-asserted-by":"crossref","unstructured":"Baumgartner J, Mony H, Paruthi V, Kanzelman R, Janssen G (2006) Scalable sequential equivalence checking across arbitrary design transformations. In: Proceedings 24th international conference on computer design (ICCD 2006). IEEE, New York","DOI":"10.1109\/ICCD.2006.4380826"},{"issue":"7","key":"77_CR2","doi-asserted-by":"crossref","first-page":"814","DOI":"10.1109\/43.851997","volume":"19","author":"CAJ Eijk van","year":"2000","unstructured":"van Eijk CAJ (2000) Sequential equivalence checking based on structural similarities. IEEE Trans Comput-Aided Des Integr Circuits Syst 19(7):814\u2013819","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"77_CR3","series-title":"LNCS","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1007\/978-3-540-70545-1_42","volume-title":"Proceedings 20th international conference on computer aided verification (CAV 2008)","author":"C Eisner","year":"2008","unstructured":"Eisner C, Nahir A, Yorav K (2008) Functional verification of power gated designs by compositional reasoning. In: Proceedings 20th international conference on computer aided verification (CAV 2008). LNCS, vol 5123. Springer, Berlin, pp 433\u2013445"},{"key":"77_CR4","volume-title":"Low power methodology manual","author":"M Keating","year":"2007","unstructured":"Keating M, Flynn D, Aitken R, Gibbons A, Shi K (2007) Low power methodology manual. Springer, Berlin"},{"key":"77_CR5","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/ICCAD.2004.1382543","volume-title":"Proceedings 2004 international conference on computer-aided design (ICCAD 2004)","author":"Z Khasidashvili","year":"2004","unstructured":"Khasidashvili Z, Skaba M, Kaiss D, Hanna Z (2004) Theoretical framework for compositional sequential hardware equivalence verification in presence of design constraints. In: Proceedings 2004 international conference on computer-aided design (ICCAD 2004). IEEE Computer Society\/ACM, Los Alamitos, pp\u00a058\u201365"},{"key":"77_CR6","series-title":"LNCS","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1007\/BFb0028738","volume-title":"Proceedings 10th international conference on computer aided verification (CAV 1998)","author":"KL McMillan","year":"1998","unstructured":"McMillan KL (1998) Verification of an implementation of Tomasulo\u2019s algorithm by compositional model checking. In: Proceedings 10th international conference on computer aided verification (CAV 1998). LNCS, vol 1427. Springer, Berlin, pp 110\u2013121"},{"issue":"12","key":"77_CR7","doi-asserted-by":"crossref","first-page":"1469","DOI":"10.1109\/43.180261","volume":"11","author":"C Pixley","year":"1992","unstructured":"Pixley C (1992) A theory and implementation of sequential hardware equivalence. IEEE Trans Comput-Aided Des Integr Circuits Syst 11(12):1469\u20131478","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"77_CR8","unstructured":"RuleBasePE. http:\/\/www.haifa.ibm.com\/projects\/verification\/RB_Homepage\/"},{"key":"77_CR9","volume-title":"Comprehensive functional verification\u2014the complete industry cycle","author":"B Wile","year":"2005","unstructured":"Wile B, Goss JC, Roesner W (2005) Comprehensive functional verification\u2014the complete industry cycle. Elsevier, Amsterdam"}],"container-title":["Formal Methods in System Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10703-009-0077-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10703-009-0077-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10703-009-0077-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,20]],"date-time":"2020-05-20T09:08:57Z","timestamp":1589965737000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10703-009-0077-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,8]]},"references-count":9,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,8]]}},"alternative-id":["77"],"URL":"https:\/\/doi.org\/10.1007\/s10703-009-0077-x","relation":{},"ISSN":["0925-9856","1572-8102"],"issn-type":[{"value":"0925-9856","type":"print"},{"value":"1572-8102","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,7,8]]}}}