{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:12Z","timestamp":1763468052930},"reference-count":51,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2012,3,28]],"date-time":"2012-03-28T00:00:00Z","timestamp":1332892800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Form Methods Syst Des"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1007\/s10703-012-0144-6","type":"journal-article","created":{"date-parts":[[2012,3,27]],"date-time":"2012-03-27T03:44:50Z","timestamp":1332819890000},"page":"283-329","source":"Crossref","is-referenced-by-count":22,"title":["Constructive Boolean circuits and the exactness of timed ternary simulation"],"prefix":"10.1007","volume":"40","author":[{"given":"Michael","family":"Mendler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas R.","family":"Shiple","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G\u00e9rard","family":"Berry","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,3,28]]},"reference":[{"key":"144_CR1","first-page":"143","volume-title":"Proc int\u2019l conf on computer-aided design (ICCAD\u201908)","author":"J Backes","year":"2008","unstructured":"Backes J, Fett B, Riedel M (2008) The analysis of cyclic circuits with Boolean satisfiability. In: Proc int\u2019l conf on computer-aided design (ICCAD\u201908), pp\u00a0143\u2013148"},{"key":"144_CR2","first-page":"270","volume-title":"Proc int\u2019l conf computer design (ICCD\u201992)","author":"JR Burch","year":"1992","unstructured":"Burch JR (1992) Delay models for verifying speed-independent asynchronous circuits. In: Proc int\u2019l conf computer design (ICCD\u201992), pp\u00a0270\u2013274"},{"key":"144_CR3","first-page":"612","volume-title":"Proc int\u2019l conf on computer-aided design","author":"JR Burch","year":"1993","unstructured":"Burch JR, Dill D, Wolf E, De Micheli G (1993) Modeling hierarchical combinational circuits. In: Proc int\u2019l conf on computer-aided design, November 1993, pp\u00a0612\u2013617"},{"key":"144_CR4","volume-title":"The constructive semantics of Esterel","author":"G Berry","year":"1999","unstructured":"Berry G (1999) The constructive semantics of Esterel. Draft, version 3.0, available at www.esterel.org , July 1999"},{"issue":"4","key":"144_CR5","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1109\/TC.1972.5008985","volume":"C-21","author":"MA Breuer","year":"1972","unstructured":"Breuer MA (1972) A note on three-valued logic simulation. IEEE Trans Comput C-21(4):399\u2013402","journal-title":"IEEE Trans Comput"},{"issue":"4","key":"144_CR6","doi-asserted-by":"crossref","first-page":"634","DOI":"10.1109\/TCAD.1987.1270310","volume":"6","author":"RE Bryant","year":"1987","unstructured":"Bryant RE (1987) Boolean analysis of MOS circuits. IEEE Trans Comput-Aided 6(4):634\u2013649","journal-title":"IEEE Trans Comput-Aided"},{"key":"144_CR7","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/ISMVL.2001.924548","volume-title":"Proc symposium on multiple-valued logic (ISMVL\u201901)","author":"JA Brzozowski","year":"2001","unstructured":"Brzozowski JA, \u00c9sik Z, Iland Y (2001) Algebras for hazard detection. In: Proc symposium on multiple-valued logic (ISMVL\u201901), pp 3\u201312"},{"key":"144_CR8","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4612-4210-9","volume-title":"Asynchronous circuits","author":"JA Brzozowski","year":"1995","unstructured":"Brzozowski JA, Seger C-JH (1995) Asynchronous circuits. Springer, New York"},{"key":"144_CR9","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/TC.1979.1675317","volume":"C-28","author":"JA Brzozowski","year":"1979","unstructured":"Brzozowski JA, Yoeli M (1979) On a ternary model of gate networks. IEEE Trans Comput C-28:178\u2013184","journal-title":"IEEE Trans Comput"},{"key":"144_CR10","series-title":"ENTCS","first-page":"55","volume-title":"Synchronous languages, applications, and programming SLAP 2003","author":"K Claessen","year":"2004","unstructured":"Claessen K (2004) Safety property verification of cyclic synchronous circuits. In: Synchronous languages, applications, and programming SLAP 2003. ENTCS, vol 88. Elsevier, Amsterdam, pp\u00a055\u201369"},{"key":"144_CR11","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511809088","volume-title":"Introduction to lattices and order","author":"BA Davey","year":"2002","unstructured":"Davey BA, Priestley HA (2002) Introduction to lattices and order. Cambridge University Press, Cambridge"},{"key":"144_CR12","unstructured":"de Simone R (1996) Note: a small hardware bus arbiter specification leading naturally to correct cyclic description. Internal note: http:\/\/www-sop.inria.fr\/meije\/verification\/esterel\/doc.html"},{"issue":"2","key":"144_CR13","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1147\/rd.92.0090","volume":"9","author":"EB Eichelberger","year":"1965","unstructured":"Eichelberger EB (1965) Hazard detection in combinational and sequential switching circuits. IBM J Res Dev 9(2):90\u201399","journal-title":"IBM J Res Dev"},{"issue":"1","key":"144_CR14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1006\/inco.1997.2627","volume":"137","author":"F Fairtlough","year":"1997","unstructured":"Fairtlough F, Mendler M (1997) Propositional lax logic. Inf Comput 137(1):1\u201333","journal-title":"Inf Comput"},{"key":"144_CR15","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4612-6228-2","volume-title":"The denotational description of programming languages","author":"MJC Gordon","year":"1979","unstructured":"Gordon MJC (1979) The denotational description of programming languages. Springer, New York"},{"key":"144_CR16","volume-title":"Euromicro\u201995","author":"N Halbwachs","year":"1995","unstructured":"Halbwachs N, Maraninchi F (1995) On the symbolic analysis of combinational loops in circuits and synchronous programs. In: Euromicro\u201995, September 1995, Como, Italy"},{"key":"144_CR17","doi-asserted-by":"crossref","DOI":"10.1002\/9780470517147","volume-title":"Synchronization and arbitration in digital systems","author":"DJ Kinniment","year":"2007","unstructured":"Kinniment DJ (2007) Synchronization and arbitration in digital systems. Wiley, New York"},{"key":"144_CR18","volume-title":"Concurrent hardware: the theory and practice of self-timed design","author":"M Kishinevski","year":"1994","unstructured":"Kishinevski M, Kondratyev A, Taubin A, Varshavsky V (1994) Concurrent hardware: the theory and practice of self-timed design. Wiley, New York"},{"key":"144_CR19","volume-title":"Introduction to metamathematics","author":"SC Kleene","year":"1952","unstructured":"Kleene SC (1952) Introduction to metamathematics. North Holland, Amsterdam. Chap\u00a0XII, Par\u00a064"},{"issue":"2\u20133","key":"144_CR20","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1007\/s00446-002-0076-2","volume":"16","author":"L Lamport","year":"2003","unstructured":"Lamport L (2003) Arbitration-free synchronization. Distrib Comput 16(2\u20133):219\u2013237","journal-title":"Distrib Comput"},{"key":"144_CR21","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2688-9","volume-title":"Timed boolean functions. A unified formalism for exact timing analysis","author":"KC Lam","year":"1994","unstructured":"Lam KC, Brayton RK (1994) Timed boolean functions. A unified formalism for exact timing analysis. Kluwer Academic, Norwell"},{"key":"144_CR22","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-96826-6","volume-title":"Foundations of logic programming","author":"JW Lloyd","year":"1984","unstructured":"Lloyd JW (1984) Foundations of logic programming. Springer, Berlin"},{"issue":"7","key":"144_CR23","doi-asserted-by":"crossref","first-page":"950","DOI":"10.1109\/43.293952","volume":"13","author":"Sharad Malik","year":"1994","unstructured":"Malik Sharad (1994) Analysis of cyclic combinational circuits. IEEE Trans Computer-Aided Des 13(7):950\u2013956","journal-title":"IEEE Trans Computer-Aided Des"},{"issue":"2","key":"144_CR24","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/TC.1981.6312173","volume":"30","author":"LR Marino","year":"1981","unstructured":"Marino LR (1981) General theory of metastable operation. IEEE Trans Comput 30(2):107\u2013115","journal-title":"IEEE Trans Comput"},{"key":"144_CR25","first-page":"167","volume-title":"New directions in logic synthesis and optimization","author":"P Geer Mc","year":"1992","unstructured":"Mc Geer P, Saldanha A, Brayton R, Sangiovanni-Vincentelli A (1992) Delay models and exact timing analysis. In: Sasao T (ed) New directions in logic synthesis and optimization. Kluwer, Norwell, pp\u00a0167\u2013190"},{"issue":"6","key":"144_CR26","doi-asserted-by":"crossref","first-page":"821","DOI":"10.1093\/jigpal\/8.6.821","volume":"8","author":"M Mendler","year":"2000","unstructured":"Mendler M (2000) Characterising combinational timing analyses in intuitionistic modal logic. Log J IGPL 8(6):821\u2013853. Abstract appeared ibid. Vol\u00a06, No\u00a06 (Nov 1998)","journal-title":"Log J IGPL"},{"key":"144_CR27","volume-title":"Proceedings of the 3rd workshop on designing correct circuits (DCC96)","author":"M Mendler","year":"1996","unstructured":"Mendler M, Fairtlough F (1996) Ternary simulation: A refinement of binary functions or an abstraction of real-time behaviour. In: Sheeran M, Singh S (eds) Proceedings of the 3rd workshop on designing correct circuits (DCC96), October 1996. Springer, Berlin. Springer Electronic Workshops in Computing"},{"key":"144_CR28","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1016\/0890-5401(91)90052-4","volume":"93","author":"E Moggi","year":"1991","unstructured":"Moggi E (1991) Notions of computation and monads. Inf Comput 93:55\u201392","journal-title":"Inf Comput"},{"key":"144_CR29","series-title":"LNCS","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1007\/3-540-60385-9_12","volume-title":"Proceedings of the conference on correct hardware design and verification methods","author":"O Maler","year":"1995","unstructured":"Maler O, Pnueli A (1995) Timing analysis of asynchronous circuits using timed automata. In: Camurati PE, Eveking H (eds) Proceedings of the conference on correct hardware design and verification methods, Frankfurt\/Main, Germany, October 1995. LNCS, vol 987, Springer, Berlin pp 189\u2013205"},{"key":"144_CR30","series-title":"Bamberger Beitr\u00e4ge zur Wirtschaftsinformatik und Angewandten Informatik","volume-title":"Constructive boolean circuits and the exactness of ternary simulation","author":"M Mendler","year":"2006","unstructured":"Mendler M, Shiple T, Berry G (2006) Constructive boolean circuits and the exactness of ternary simulation. Bamberger Beitr\u00e4ge zur Wirtschaftsinformatik und Angewandten Informatik, vol 68. University of Bamberg, August 2006"},{"key":"144_CR31","series-title":"LNCS","first-page":"394","volume-title":"CAV 1999","author":"KS Namjoshi","year":"1999","unstructured":"Namjoshi KS, Kurshan RP (1999) Efficient analysis of cyclic definitions. In: CAV 1999. LNCS, vol 1633, pp 394\u2013405"},{"issue":"2","key":"144_CR32","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1109\/TC.1976.5009227","volume":"25","author":"M P\u011bchou\u010dek","year":"1976","unstructured":"P\u011bchou\u010dek M (1976) Anomalous response times of input synchronizers. IEEE Trans Comput 25(2):133\u2013139","journal-title":"IEEE Trans Comput"},{"issue":"3","key":"144_CR33","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1016\/0304-3975(77)90044-5","volume":"5","author":"GD Plotkin","year":"1977","unstructured":"Plotkin GD (1977) LCF as a programming language. Theor Comput Sci 5(3):223\u2013256","journal-title":"Theor Comput Sci"},{"key":"144_CR34","volume-title":"Int\u2019l workshop on logic synthesis","author":"M Riedel","year":"2003","unstructured":"Riedel M, Bruck J (2003) Cyclic combinational circuits: Analysis for synthesis. In: Int\u2019l workshop on logic synthesis"},{"key":"144_CR35","volume-title":"DAC","author":"MD Riedel","year":"2003","unstructured":"Riedel MD, Bruck J (2003) The synthesis of cyclic combinational circuits. In: DAC, June 2003. ACM, New York"},{"key":"144_CR36","volume-title":"Int\u2019l workshop on logic and synthesis","author":"MD Riedel","year":"2004","unstructured":"Riedel MD, Bruck J (2004) Timing analysis of cyclic combinational circuits. In: Int\u2019l workshop on logic and synthesis, Temecula Creek, CA"},{"key":"144_CR37","unstructured":"Shiple TR, Brayton RK, Berry G, Sangiovanni-Vincentelli AL (2002) Logical analysis of combinational cycles. Technical Report UCB\/ERL M02\/21, EECS Department, University of California, Berkeley. This is a revision of selected parts of Shiple\u2019s PhD thesis [41]"},{"key":"144_CR38","first-page":"179","volume-title":"Conference on compilers, architecture, and synthesis for embedded systems","author":"K Schneider","year":"2004","unstructured":"Schneider K, Brandt J, Schuele T (2004) Causality analysis of synchronous programs with delayed actions. In: Conference on compilers, architecture, and synthesis for embedded systems, (CASES), Washington DC, USA, September 2004. ACM, New York, pp\u00a0179\u2013189"},{"key":"144_CR39","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1109\/ACSD.2005.24","volume-title":"Conference on application of concurrency to system design (ACSD)","author":"K Schneider","year":"2005","unstructured":"Schneider K, Brandt J, Schuele T, Tuerk T (2005) Maximal causality analysis. In: Conference on application of concurrency to system design (ACSD), St Malo, France, June 2005. IEEE Comput Soc, Los Alamitos, pp 106\u2013115"},{"key":"144_CR40","doi-asserted-by":"crossref","first-page":"328","DOI":"10.1109\/EDTC.1996.494321","volume-title":"Proc European design and test conference","author":"TR Shiple","year":"1996","unstructured":"Shiple TR, Berry G, Touati H (1996) Constructive analysis of cyclic circuits. In: Proc European design and test conference, March 1996, pp 328\u2013333"},{"key":"144_CR41","unstructured":"Shiple TR (1996) Formal analysis of synchronous circuits. PhD thesis, UC Berkeley, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, CA 94720, October 1996. Memorandum No. UCB\/ERL M96\/76"},{"key":"144_CR42","first-page":"68","volume-title":"Proc ICCD\u201993","author":"JPM Marques Silva","year":"1993","unstructured":"Marques Silva JPM, Sakallah KA (1993) An analysis of path sensitization criteria. In: Proc ICCD\u201993, pp 68\u201372"},{"key":"144_CR43","doi-asserted-by":"crossref","first-page":"381","DOI":"10.1109\/CICC.1996.510580","volume-title":"IEEE custom integrated circuits conference","author":"A Srinivasan","year":"1996","unstructured":"Srinivasan A, Malik S (1996) Practical analysis of cyclic combinational circuits. In: IEEE custom integrated circuits conference, pp 381\u2013384"},{"key":"144_CR44","first-page":"442","volume-title":"Proc ICCD\u201993","author":"PR Stephan","year":"1993","unstructured":"Stephan PR, Brayton RK (1993) Physically realizable gate models. In: Proc ICCD\u201993, pp 442\u2013445"},{"key":"144_CR45","first-page":"345","volume-title":"Proc int\u2019l conf on computer-aided design","author":"Leon Stok","year":"1992","unstructured":"Stok Leon (1992) False loops through resource sharing. In: Proc int\u2019l conf on computer-aided design, November 1992, pp 345\u2013348"},{"key":"144_CR46","doi-asserted-by":"crossref","first-page":"285","DOI":"10.2140\/pjm.1955.5.285","volume":"5","author":"A Tarski","year":"1955","unstructured":"Tarski A (1955) A lattice-theoretical fixedpoint theorem and its applications. Pac J Math 5:285\u2013309","journal-title":"Pac J Math"},{"key":"144_CR47","volume-title":"Asynchronous sequential switching circuits","author":"SH Unger","year":"1969","unstructured":"Unger SH (1969) Asynchronous sequential switching circuits. Wiley Interscience, New York"},{"issue":"6","key":"144_CR48","doi-asserted-by":"crossref","first-page":"754","DOI":"10.1109\/12.391185","volume":"44","author":"SH Unger","year":"1995","unstructured":"Unger SH (1995) Hazards, critical races, and metastability. IEEE Trans Comput 44(6):754\u2013768","journal-title":"IEEE Trans Comput"},{"key":"144_CR49","first-page":"316","volume-title":"Proc int\u2019l conf on computer-aided design","author":"Y Watanabe","year":"1993","unstructured":"Watanabe Y, Brayton RK (1993) The maximum set of permissible behaviors for FSM networks. In: Proc int\u2019l conf on computer-aided design, November 1993, pp 316\u2013320"},{"key":"144_CR50","first-page":"41","volume-title":"Modern uses of multiple-valued logic","author":"M Yoeli","year":"1977","unstructured":"Yoeli M, Brzozowski JA (1977) Ternary simulation of binary gate networks. In: Dunn JM, Epstein G (eds) Modern uses of multiple-valued logic. Reidel, Dordrecht, pp 41\u201350"},{"key":"144_CR51","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1145\/321203.321214","volume":"11","author":"M Yoeli","year":"1964","unstructured":"Yoeli M, Rinon S (1964) Application of ternary algebra to the study of static hazards. J ACM 11:84\u201397","journal-title":"J ACM"}],"container-title":["Formal Methods in System Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10703-012-0144-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10703-012-0144-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10703-012-0144-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T18:05:52Z","timestamp":1559239552000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10703-012-0144-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3,28]]},"references-count":51,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["144"],"URL":"https:\/\/doi.org\/10.1007\/s10703-012-0144-6","relation":{},"ISSN":["0925-9856","1572-8102"],"issn-type":[{"value":"0925-9856","type":"print"},{"value":"1572-8102","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,3,28]]}}}