{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:45:51Z","timestamp":1761662751026,"version":"3.37.0"},"reference-count":56,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2009,3,27]],"date-time":"2009-03-27T00:00:00Z","timestamp":1238112000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Genet Program Evolvable Mach"],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1007\/s10710-009-9083-4","type":"journal-article","created":{"date-parts":[[2009,3,26]],"date-time":"2009-03-26T10:23:43Z","timestamp":1238063023000},"page":"231-262","source":"Crossref","is-referenced-by-count":14,"title":["A three-step decomposition method for the evolutionary design of sequential logic circuits"],"prefix":"10.1007","volume":"10","author":[{"given":"Houjun","family":"Liang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenjian","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xufa","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2009,3,27]]},"reference":[{"key":"9083_CR1","doi-asserted-by":"crossref","unstructured":"A. Stoica, R. Andrei, Adaptive and evolvable hardware\u2014a multifaceted analysis. In Proceedings of the Second NASA\/ESA Conference on Adaptive Hardware and Systems (AHS 2007), (5\u20138 August 2007), pp. 486\u2013498","DOI":"10.1109\/AHS.2007.19"},{"issue":"1","key":"9083_CR2","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1109\/5326.740672","volume":"29","author":"Xin Yao","year":"1999","unstructured":"X. Yao, T. Higuchi, Promises and challenges of evolvable hardware. IEEE Trans. Syst. Man Cybern C: Appl. Rev. 29(1), 87\u201397 (1999)","journal-title":"IEEE Trans Syst Man Cybern. C: Appl. Rev."},{"key":"9083_CR3","doi-asserted-by":"crossref","unstructured":"J. Zhu, Y. Li, G. He, X. Xia, An intrinsic evolvable hardware based on multiplexer module array. In Proceedings of the 7th International Conference on Evolvable Systems: From Biology to Hardware (ICES 2007), vol. 4684 (Wuhan, China, 21\u201323 September 2007), pp. 35\u201344","DOI":"10.1007\/978-3-540-74626-3_4"},{"key":"9083_CR4","doi-asserted-by":"crossref","unstructured":"V.K. Vassilev, D. Job, J. F. Miller, Towards the automatic design of more efficient digital circuits. In Proceedings of the Second NASA\/DoD workshop on Evolvable Hardware (Palo Alto, California, 2000), pp. 151\u2013160","DOI":"10.1109\/EH.2000.869353"},{"key":"9083_CR5","doi-asserted-by":"crossref","unstructured":"J.F. Miller, P. Thomson, Discovering novel digital circuits using evolutionary techniques. In Proceedings of IEE Colloquium on Evolvable Systems, vol. 3 (3 March 1998)","DOI":"10.1049\/ic:19980207"},{"key":"9083_CR6","first-page":"105","volume":"10","author":"JF Miller","year":"1997","unstructured":"J.F. Miller, P. Thomson, T. Fogarty, Designing electronic circuits using evolutionary algorithms. Arithmetic circuits: a case study. Genet. Algorithm. Evol. Strateg. Eng. Comput. Sci. 10, 105\u2013131 (1997)","journal-title":"Genet. Algorithm. Evol. Strateg. Eng. Comput. Sci."},{"issue":"5","key":"9083_CR7","doi-asserted-by":"crossref","first-page":"1024","DOI":"10.1109\/TSMCB.2006.872259","volume":"36","author":"E Stomeo","year":"2006","unstructured":"E. Stomeo, T. Kalganova, C. Lambert, Generalized disjunction decomposition for evolvable hardware. IEEE Trans. Syst. Man Cybern. Part B 36(5), 1024\u20131043 (2006)","journal-title":"IEEE Trans. Syst. Man Cybern. Part B"},{"key":"9083_CR8","doi-asserted-by":"crossref","unstructured":"A.T. Soliman, H.M. Abbas, Synchronous sequential circuits design using evolutionary algorithms. In Proceedings of Electrical and Computer Engineering, vol. 4 (2\u20135 May 2004), pp. 2013\u20132016","DOI":"10.1109\/CCECE.2004.1347629"},{"key":"9083_CR9","doi-asserted-by":"crossref","unstructured":"T. Kalganova, J.F. Miller, Evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness. In Proceedings of the First NASA\/DoD Workshop on Evolvable Hardware (EH\u203299) (Pasadena, California, 1999), pp. 54\u201363","DOI":"10.1109\/EH.1999.785435"},{"key":"9083_CR10","unstructured":"C.A. Coello Coello, A.D. Christiansen, A. Hern\u00e1ndez Aguirre, Automated design of combinational logic circuits using genetic algorithms. In Proceedings of the International Conference on Artificial Neural Nets and Genetic Algorithms (ICANNGA \u201897) (1997), pp. 335\u2013338"},{"key":"9083_CR11","doi-asserted-by":"crossref","unstructured":"A.T. Soliman, H.M. Abbas, Combinational circuit design using evolutionary algorithms. In Proceedings IEEE Canadian Conference on Electrical ond Computer Engineering (CCECE 2003) vol. 1 (Montreal, Canada, 4\u20137 May 2003), pp. 251\u2013254","DOI":"10.1109\/CCECE.2003.1226389"},{"issue":"1","key":"9083_CR12","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1023\/B:GENP.0000017009.11392.e2","volume":"5","author":"B Ali","year":"2004","unstructured":"B. Ali, A.E.A. Almaini, T. Kalganova, Evolutionary Algorithms and Their Use in the Design of Sequential Logic Circuits. Genet. Program Evol. Mach. 5(1), 11\u201329 (2004)","journal-title":"Genet. Program Evol. Mach."},{"key":"9083_CR13","doi-asserted-by":"crossref","unstructured":"A. Djupdal, P.C. Haddow, Evolving redundant structures for reliable circuits\u2014lessons learned. In Proceedings of the Second NASA\/ESA Conference on Adaptive Hardware and Systems (AHS 2007), (5\u20138 August 2007), pp. 455\u2013462","DOI":"10.1109\/AHS.2007.52"},{"key":"9083_CR14","doi-asserted-by":"crossref","unstructured":"G.W. Greenwood, Attaining fault tolerance through self-adaption: the strengths and weaknesses of evolvable hardware approaches. In Proceedings of the IEEE World Congress on Computational Intelligence (WCCI 2008), vol. 5050 (Hong Kong, China, 1\u20136 June 2008), pp. 368\u2013387","DOI":"10.1007\/978-3-540-68860-0_18"},{"key":"9083_CR15","doi-asserted-by":"crossref","unstructured":"Q. Ji, Y. Wang, M. Xie, J. Cui, Research on fault-tolerance of analog circuits based on evolvable hardware. In Proceedings of the 7th International Conference on Evolvable Systems: From Biology to Hardware (ICES 2007), vol. 4684 (Wuhan, China, 21\u201323 September 2007), pp. 100\u2013108","DOI":"10.1007\/978-3-540-74626-3_10"},{"key":"9083_CR16","doi-asserted-by":"crossref","unstructured":"Z. Vasicek, L. Sekanina, Hardware accelerators for cartesian genetic programming. In Proceedings of the 11th European Conference on Genetic Programming (EuroGP 2008), vol. 4971 (Naples, Italy, 26\u201328 March 2008), pp. 230\u2013241","DOI":"10.1007\/978-3-540-78671-9_20"},{"key":"9083_CR17","doi-asserted-by":"crossref","unstructured":"T. Kalganova, Bidirectional incremental evolution in extrinsic evolvable hardware. In Proceedings of the Second NASA\/DoD Workshop on Evolvable Hardware (EH 2000) (Palo Alto, CA, USA, 13\u201315 July 2000), pp. 65\u201374","DOI":"10.1109\/EH.2000.869343"},{"key":"9083_CR18","doi-asserted-by":"crossref","unstructured":"C.A. Coello Coello, A.D. Christiansen, A.H. Aguirre, Towards automated evolutionary design of combinational circuits. In Proceedings of the computers and electrical engineering, vol. 27 (30 November 2000), pp. 1\u201328","DOI":"10.1016\/S0045-7906(00)00004-5"},{"key":"9083_CR19","doi-asserted-by":"crossref","unstructured":"D. Jackson, Partitioned incremental evolution of hardware using genetic programming. In Proceedings of the 11th European Conference on Genetic Programming (EuroGP 2008), vol. 4971 (Naples, Italy, 26\u201328 March 2008), pp. 86\u201397","DOI":"10.1007\/978-3-540-78671-9_8"},{"key":"9083_CR20","doi-asserted-by":"crossref","unstructured":"J.F. Miller, P. Thomson, Cartesian genetic programming. In Proceedings of the Third European Conference on Genetic Programming (Edinburgh, Berlin, 2000), pp. 121\u2013132","DOI":"10.1007\/978-3-540-46239-2_9"},{"key":"9083_CR21","doi-asserted-by":"crossref","unstructured":"O. Muntean, L. Diosan, M. Oltean. Solving the even-N-parity problems using best subtree genetic programming. In Proceedings of the Second NASA\/ESA Conference on Adaptive Hardware and Systems (5\u20138 August 2007), pp. 511\u2013518","DOI":"10.1109\/AHS.2007.99"},{"key":"9083_CR22","doi-asserted-by":"crossref","unstructured":"L. Sekanina. Evolutionary design of gate-level polymorphic digital circuits. In Proceedings of the Applications of Evolutionary Computing, vol. 3449 (Lausanne, Switzerland, 31 March 2005), pp. 185\u2013194","DOI":"10.1007\/978-3-540-32003-6_19"},{"key":"9083_CR23","doi-asserted-by":"crossref","unstructured":"E. Stomeo, T. Kalganova, C. Lambert, N. Lipnitsakya, Y. Yatskevich. On evolution of relatively large combinational logic circuits. In Proceedings of the 2005 NASA\/DoD Conference on Evolvable Hardware (EH\u201905) (29 June \u20131 July 2005), pp. 59\u201366","DOI":"10.1109\/EH.2005.37"},{"key":"9083_CR24","doi-asserted-by":"crossref","unstructured":"P. Chongstitvatana, C. Aporntewan, Improving correctness of finite-state machine synthesis from multiple partial input\/output sequences. In Proceedings of the First NASA\/DoD Workshop on Evolvable Hardware (Pasadena, CA, USA, 19\u201321 July 1999), pp. 262\u2013266","DOI":"10.1109\/EH.1999.785463"},{"key":"9083_CR25","doi-asserted-by":"crossref","unstructured":"C. Manovit, C. Aporntewan, P. Chongstitvatana, Synthesis of synchronous sequential logic circuits from partial input\/output sequences. In Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware, vol. 1478 (1998), pp. 98\u2013105","DOI":"10.1007\/BFb0057611"},{"key":"9083_CR26","unstructured":"C. Aporntewan, P. Chongstitvatana, An on-line evolvable hardware for learning finite-state machine. In Proceedings of International Conference on Intelligent Technologies (Bangkok, 13\u201315 December 2000) pp. 125\u2013134"},{"key":"9083_CR27","doi-asserted-by":"crossref","unstructured":"A.P. Shanthi, L. Karthik Singaram, Evolution of asynchronous sequential circuits. In Proceedings of the 2005 NASA\/DoD Conference on Evolvable Hardware (29 June \u20131 July 2005), pp. 93\u201396","DOI":"10.1109\/EH.2005.23"},{"key":"9083_CR28","doi-asserted-by":"crossref","unstructured":"K. Slany, L. Sekanina, Fitness landscape analysis and image filter evolution using functional-level CGP. In Proceedings of the 10th European Conference on Genetic Programming, vol. 4445 (Valencia, Spain, 11\u201313 April 2007), pp. 311\u2013320","DOI":"10.1007\/978-3-540-71605-1_29"},{"key":"9083_CR29","doi-asserted-by":"crossref","unstructured":"T.G.W. Gordon, P.J. Bentley, Development brings scalability to hardware evolution. In Proceedings of the 2005 NASA\/DoD Conference on Evolvable Hardware (EH\u201905) (29 June\u20131 July 2005), pp. 272\u2013279","DOI":"10.1109\/EH.2005.18"},{"key":"9083_CR30","doi-asserted-by":"crossref","unstructured":"V.K. Vassilev, J.F. Miller, Scalability problems of digital circuit evolution evolvability and efficient designs. In Proceedings of the Second NASA\/DoD workshop on Evolvable Hardware (Palo Alto, California, 2000), pp. 55\u201364","DOI":"10.1109\/EH.2000.869342"},{"key":"9083_CR31","doi-asserted-by":"crossref","unstructured":"M. Hartmann, P.K. Lehre, P.C. Haddow, Evolved digital circuits and genome complexity. In Proceedings of the NASA\/DoD Conference on Evolvable Hardware (EH\u201905) ( 29 June\u20131July 2005), pp. 79\u201386","DOI":"10.1109\/EH.2005.26"},{"key":"9083_CR32","unstructured":"T. Higuchi, M. Iwata, I. Kajitani, M. Murakawa, S. Yoshizawa, T. Furuya, Hardware evolution at gate and function levels. In Proceedings of the Biologically Inspired Autonomous Systems: Computation, Cognition and Action, Durham, North Carolina (March 1996)"},{"key":"9083_CR33","doi-asserted-by":"crossref","unstructured":"M. Murakawa, S. Yoshizawa, I. Kajitani, T. Furuya, M. Iwata, T. Higuchi. Hardware evolution at function level. In Proceedings of the Fourth International Conference on Parallel Problem Solving from Nature, vol. 1141 (1996), pp. 62\u201371","DOI":"10.1007\/3-540-61723-X_970"},{"key":"9083_CR34","doi-asserted-by":"crossref","unstructured":"J. Li, S. Huang, Adaptive salt-&-pepper noise removal: a function level evolution based approach. In Proceedings of the 2008 nasa\/esa conference on adaptive hardware and systems (22\u201325 June 2008), pp. 391\u2013397","DOI":"10.1109\/AHS.2008.27"},{"key":"9083_CR35","doi-asserted-by":"crossref","unstructured":"J. Torresen, A divide-and-conquer approach to evolvable hardware. In Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware, vol. 1478 (1998), pp. 57\u201365","DOI":"10.1007\/BFb0057607"},{"key":"9083_CR36","doi-asserted-by":"crossref","unstructured":"J. Wang, C.H. Piao, C.H. Lee, Implementing multi-VRC cores to evolve combinational logic circuits in parallel. In Proceedings of the 7th International Conference on Evolvable Systems: From Biology to Hardware (ICES 2007) vol. 4684 (Wuhan, China, 21\u201323 September 2007), pp. 23\u201334","DOI":"10.1007\/978-3-540-74626-3_3"},{"key":"9083_CR37","doi-asserted-by":"crossref","unstructured":"D. Levi, Hereboy: A fast evolutionary algorithm. In Proceedings of the Second NASA\/DoD Workshop on Evolvable Hardware (EH\u201900) (Palo Alto, CA, USA, 13\u201315 July 2000), pp. 17\u201324","DOI":"10.1109\/EH.2000.869338"},{"issue":"2","key":"9083_CR38","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/TEVC.2003.820662","volume":"8","author":"JC Gallagher","year":"2004","unstructured":"J.C. Gallagher, S. Vigraham, G. Kramer, A family of compact genetic algorithms for intrinsic evolvable hardware. IEEE Trans. Evol. Comput. 8(2), 111\u2013126 (2004)","journal-title":"IEEE Trans. Evol. Comput."},{"key":"9083_CR39","doi-asserted-by":"crossref","unstructured":"A.M. Tyrrell, R.A. Krohling, Y. Zhou, Evolutionary algorithm for the promotion of evolvable hardware. In Proceedings of Computers and Digital Techniques, vol. 151 (18 July 2004), pp. 267\u2013275","DOI":"10.1049\/ip-cdt:20040899"},{"key":"9083_CR40","doi-asserted-by":"crossref","unstructured":"T.G.W. Gordon, P.J. Bentley, Bias and scalability in evolutionary development. In Proceedings of the Genetic and Evolutionary Computation Conference (GECCO 2005) (25\u201329 June 2005), pp. 83\u201390","DOI":"10.1145\/1068009.1068021"},{"issue":"3","key":"9083_CR41","doi-asserted-by":"crossref","first-page":"315","DOI":"10.1145\/234860.234862","volume":"1","author":"S-H Chow","year":"1996","unstructured":"Sue-Hong Chow, Yi-Cheng Ho, Ting Ting Hwang, C.L. Liu, Low power realization of finite state machines-a decomposition approach. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 1(3), 315\u2013340 (1996)","journal-title":"ACM Trans. Des. Autom. Electron. Syst. (TODAES)"},{"issue":"1","key":"9083_CR42","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/7384.928306","volume":"1","author":"L. Benini","year":"2001","unstructured":"L. Benini, G. De Micheli, E. Macii, Designing low-power circuits: practical recipes. IEEE Circuit. Syst. Mag. 1(1), 6\u201325 (2001)","journal-title":"IEEE Circuit. Syst. Mag."},{"key":"9083_CR43","unstructured":"L. Benini, G. De Micheli, F. Vermeulen, Finite-state machine partioning for low power. In Proceedings of the International Symposium on Circuits and Systems, (1998), vol. 2, pp. 5\u20138"},{"issue":"6","key":"9083_CR44","doi-asserted-by":"crossref","first-page":"1159","DOI":"10.1109\/TCAD.2008.923245","volume":"27","author":"L Yuan","year":"2008","unstructured":"L. Yuan, G. Qu, T. Villa, A. Sangiovanni-Vincentelli, An FSM reengineering approach to sequential circuit synthesis by state splitting. IEEE Trans. Comput.-Aided Des. Integr. Circuit. Syst. 27(6), 1159\u20131164 (2008)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuit. Syst."},{"key":"9083_CR45","volume-title":"Logic synthesis and optimisation benchmark user guide version 3.0","author":"S Yang","year":"1991","unstructured":"S. Yang, Logic synthesis and optimisation benchmark user guide version 3.0 (Microelectronics Center of North Carolina, Research Triangle Park, 1991)"},{"key":"9083_CR46","volume-title":"Digitial Logic","author":"J Bao","year":"1997","unstructured":"J. Bao, Y. Li, W. Mao, Digitial Logic (High Education Press, Beijing, 1997) (in Chinese)"},{"key":"9083_CR47","doi-asserted-by":"crossref","unstructured":"E. Stomeo, T. Kalganova, C. Lambert, A novel genetic algorithm for evolvable hardware. In Proceedings of the 2006 IEEE Congress on Evolutionary Computation (Canada, 16\u201321 July 2006), pp. 134\u2013141","DOI":"10.1109\/CEC.2006.1688300"},{"key":"9083_CR48","doi-asserted-by":"crossref","unstructured":"M. Murakawa, S. Yoshizawa, T. Higuchi, Adaptive equalization of digital communication channels using evolvable hardware. In Proceedings of the First International Conference on Evolvable Systems: From Biology to Hardware, vol. 1259 (1996), pp. 377\u2013389","DOI":"10.1007\/3-540-63173-9_60"},{"key":"9083_CR49","doi-asserted-by":"crossref","unstructured":"A. Sumathi, R.S.D. Wahida Banu, Digital filter design using evolvable hardware chip for image enhancement. In Proceedings of the International Conference on Intelligent Computing, ICIC 2006, vol. 4113 (Kunming, China, 16\u201319 August 2006), pp. 663\u2013671","DOI":"10.1007\/11816157_79"},{"key":"9083_CR50","unstructured":"A. Antola, M. Castagna, P. Gotti, M.D. Santambrogio. Evolvable Hardware: A functional level evolution framework based on impulse C. In Proceedings of the 2007 International Conference on Engineering of Reconfigurable Systems & Algorithms, ERSA (Las Vegas, Nevada, USA, 25\u201328 June 2007), pp. 216\u2013219"},{"key":"9083_CR51","doi-asserted-by":"crossref","unstructured":"A. Stoica, D. Keymeulen, R. Zebulum, A. Thakoor, T. Daud, G. Klimeck, Y. Jin, R. Tawel, V. Duong, Evolution of analog circuits on field programmable transistor arrays. In Proceedings of the 2nd NASA\/DoD workshop on Evolvable Hardware (2000), pp. 99\u2013108","DOI":"10.1109\/EH.2000.869347"},{"key":"9083_CR52","doi-asserted-by":"crossref","unstructured":"J. Langeheine, J. Becker, S. Foiling, K. Meier, J. Schemmel, A CMOS FPTA chip for intrinsic hardware evolution of analog electronic circuits. In Proceedings of the 3rd NASA\/DoD Workshop on Evolvable Hardware (EH 2001) (Long Beach, CA, USA, 12\u201314 July 2001), pp. 172\u2013175","DOI":"10.1109\/EH.2001.937959"},{"key":"9083_CR53","doi-asserted-by":"crossref","unstructured":"M. Trefzer, J. Langeheine, K. Meier, J. Schemmel, A modular framework for the evolution of circuits on configurable transistor array architectures. In Proceedings of the first NASA\/ESA conference on Adaptive Hardware and Systems (2006), pp. 32\u201342","DOI":"10.1109\/AHS.2006.8"},{"issue":"5","key":"9083_CR54","doi-asserted-by":"crossref","first-page":"386","DOI":"10.1049\/iet-cdt:20070124","volume":"2","author":"J Wang","year":"2008","unstructured":"J. Wang, Q.S. Chen, C.H. Lee, Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware. Comput. Digit. Tech. IET 2(5), 386\u2013400 (2008)","journal-title":"Comput. Digit. Tech. IET"},{"issue":"3","key":"9083_CR55","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/4235.788492","volume":"3","author":"T Higuchi","year":"1999","unstructured":"T. Higuchi, M. Iwata, D. Keymeulen, H. Sakanashi, M. Murakawa, I. Kajitani, E. Takahashi, K. Toda, M. Salami, N. Kajihara, N. Otsu, Real-world applications of analog and digital evolvable hardware. IEEE Trans. Evol. Comput. 3(3), 220\u2013235 (1999)","journal-title":"IEEE Trans. Evol. Comput."},{"key":"9083_CR56","doi-asserted-by":"crossref","unstructured":"L. Sekanina, Towards evolvable IP cores for FPGAs. In Proceedings of NASA\/DoD Conference on Evolvable Hardware (9\u201311 July 2003)","DOI":"10.1109\/EH.2003.1217659"}],"container-title":["Genetic Programming and Evolvable Machines"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10710-009-9083-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10710-009-9083-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10710-009-9083-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T17:54:58Z","timestamp":1739037298000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10710-009-9083-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3,27]]},"references-count":56,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2009,9]]}},"alternative-id":["9083"],"URL":"https:\/\/doi.org\/10.1007\/s10710-009-9083-4","relation":{},"ISSN":["1389-2576","1573-7632"],"issn-type":[{"type":"print","value":"1389-2576"},{"type":"electronic","value":"1573-7632"}],"subject":[],"published":{"date-parts":[[2009,3,27]]}}}