{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T13:10:29Z","timestamp":1762521029654,"version":"3.32.0"},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2006,1,12]],"date-time":"2006-01-12T00:00:00Z","timestamp":1137024000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2006,3]]},"DOI":"10.1007\/s10766-005-0005-7","type":"journal-article","created":{"date-parts":[[2006,1,11]],"date-time":"2006-01-11T18:33:28Z","timestamp":1137004408000},"page":"93-109","source":"Crossref","is-referenced-by-count":12,"title":["Efficient Techniques for Automatic Verification-Oriented Test Set Optimization"],"prefix":"10.1007","volume":"34","author":[{"given":"Ernesto","family":"S\u00e1nchez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo Sonza","family":"Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"Squillero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,1,12]]},"reference":[{"key":"5_CR1","unstructured":"Semiconductor Industry Association, International Technology Roadmap for Semiconductors 2002 Update, http:\/\/www.semichips.org\/pre_stat.cfm?ID=153"},{"key":"5_CR2","unstructured":"Agrawal V., and Bushnell M., Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Kluwer Academic Publishers (2000)."},{"key":"5_CR3","unstructured":"Piziali A., Functional Verification Coverage Measurements and Analysis, Kluwer Academic Publishers (2004)."},{"issue":"4","key":"5_CR4","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/54.936247","volume":"18","author":"S. Tasiran","year":"2001","unstructured":"Tasiran S., and Keutzer K. (2001). Coverage Metrics for Functional Validation of Hardware Designs. IEEE Design & Test of Computers 18(4):36\u201345","journal-title":"IEEE Design & Test of Computers"},{"key":"5_CR5","unstructured":"J. L. Chien-Nan, C. Chen-Yi, J. Jing-Yang, L. Ming-Chih, and J. Hsing-Ming, A Novel Approach for Functional Coverage Measurement in HDL Circuits and Systems, ISCAS2000: The 2000 IEEE International Symposium on Circuits and Systems, 217\u2013220 (2000)."},{"key":"5_CR6","unstructured":"Shen J., and Abraham J.A., Native Mode Functional Test Generation for Processors with Application to Self Test and Design Validation, International Test Conference, 990\u2013999 (1998)."},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Utamaphethai N., Blanton R.D., and Shen J.P., Superscalar Microprocessor Validation at the Microarchitecture Level, 12th IEEE International Conference on VLSI Design, 300\u2013305 (1999).","DOI":"10.1109\/ICVD.1999.745164"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Heath J.R., and Durbha S., Methodology for Synthesis, Testing, and Verification of Pipelined Architecture Processors from Behavioral-Level-Only HDL Code and a Case Study Example, IEEE SoutheastCon, 143\u2013149 (2001).","DOI":"10.1109\/SECON.2001.923104"},{"issue":"2","key":"5_CR9","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/MDT.2004.1277902","volume":"21","author":"F. Corno","year":"2004","unstructured":"Corno F., S\u00e1nchez E., Sonza Reorda M. and Squillero G. (2004). Automatic Test Program Generation\u2014A Case Study. IEEE Design & Test, Functional Verification and Testbench Generation 21(2):102\u2013109","journal-title":"IEEE Design & Test, Functional Verification and Testbench Generation"},{"issue":"3","key":"5_CR10","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1023\/B:JETT.0000029460.80721.4d","volume":"20","author":"F. Corno","year":"2004","unstructured":"Corno F., Sanchez E., Sonza Reorda M. and Squillero G. (2004). Code Generation for Functional Validation of Pipelined Microprocessors, Journal of Electronic Testing: Theory and Applications 20(3):269\u2013278","journal-title":"Code Generation for Functional Validation of Pipelined Microprocessors, Journal of Electronic Testing: Theory and Applications"},{"issue":"3","key":"5_CR11","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1007\/s10710-005-2985-x","volume":"6","author":"G. Squillero","year":"September 2005","unstructured":"Squillero G. (2005). MicroGP\u2014An Evolutionary Assembly Program Generator. Journal of Genetic Programming and Evolvable Machines. 6(3): 247\u2013263 (September 2005)","journal-title":"Journal of Genetic Programming and Evolvable Machines."},{"issue":"1","key":"5_CR12","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1147\/rd.21.0002","volume":"2","author":"R.M. Friedberg","year":"1958","unstructured":"Friedberg R.M. (1958). A Learning Machine: Part I. IBM Journal of Research and Development 2(1):2\u201313","journal-title":"IBM Journal of Research and Development"},{"key":"5_CR13","unstructured":"Friedl J., Mastering Regular Expressions, O\u2019Reilly and Associates (2002)."},{"key":"5_CR14","unstructured":"Patterson D.A., and Hennessy J.L., Computer Architecture\u2014A Quantitative Approach, 2nd Ed., Morgan Kaufmann (1996)."},{"key":"5_CR15","unstructured":"Sailer P.M., and Sler P.M., DLX Instruction Set Architecture Handbook, Morgan Kaufmann (1996)."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-005-0005-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-005-0005-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-005-0005-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T02:17:56Z","timestamp":1736216276000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-005-0005-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,1,12]]},"references-count":15,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2006,3]]}},"alternative-id":["5"],"URL":"https:\/\/doi.org\/10.1007\/s10766-005-0005-7","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2006,1,12]]}}}