{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,3]],"date-time":"2025-01-03T05:23:01Z","timestamp":1735881781583,"version":"3.32.0"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[2005,6,1]],"date-time":"2005-06-01T00:00:00Z","timestamp":1117584000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2005,6]]},"DOI":"10.1007\/s10766-005-3569-3","type":"journal-article","created":{"date-parts":[[2005,7,19]],"date-time":"2005-07-19T10:46:01Z","timestamp":1121769961000},"page":"81-101","source":"Crossref","is-referenced-by-count":1,"title":["Achieving Structural and Composable Modeling of Complex Systems"],"prefix":"10.1007","volume":"33","author":[{"given":"David I.","family":"August","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sharad","family":"Malik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay","family":"Pai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manish","family":"Vachharajani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Willmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"3569_CR1","doi-asserted-by":"crossref","unstructured":"Desikan.R., Burger.D., Keckler S.W. (July 2001). Measuring Experimental Error in Microprocessor Simulation, Proceedings of the 28th International Symposium on Computer Architecture.","DOI":"10.1145\/379240.565338"},{"key":"3569_CR2","unstructured":"Cain H.W., Lepak K.M., Schwartz B.A., Lipasti M.H. (February 2002). Precise and Accurate Processor Simulation, Proceedings of the Fifth Workshop on Computer Architecture Evaluation using Commercial Workloads."},{"key":"3569_CR3","doi-asserted-by":"crossref","unstructured":"Gibson.J., Kunz.R., Ofelt.D., Horowitz M., Hennessy.J., and Heinrich.M. (November 2000). FLASH vs. (Simulated) FLASH: Closing the Simulation Loop, Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). pp. 49\u201358.","DOI":"10.1145\/378993.379000"},{"key":"3569_CR4","doi-asserted-by":"crossref","unstructured":"Pai V.S., Ranganathan.P., Adve S.V. (August 1997). RSIM Reference Manual, Version 1.0. Electrical and Computer Engineering Department, Rice Univ ersity, technical Report 9705.","DOI":"10.1145\/271014.271015"},{"issue":"2","key":"3569_CR5","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/2.982915","volume":"35","author":"C.J. Hughes","year":"February 2002","journal-title":"IEEE Computer."},{"key":"3569_CR6","doi-asserted-by":"crossref","unstructured":"Burger D., Austin T.M. (June 1997). The SimpleScalar Tool Set Version 2.0. Technical Report 97-1342, Department of Computer Science, University of Wisconsin-Madison.","DOI":"10.1145\/268806.268810"},{"key":"3569_CR7","doi-asserted-by":"crossref","unstructured":"\u00d6nder S., Gupta R. (May 1998). Automatic Generation of Microarchitecture Simulators, Proceedings of the IEEE International Conference on Computer Languages. pp. 80\u201389.","DOI":"10.1109\/ICCL.1998.674159"},{"key":"3569_CR8","unstructured":"Pees.S., Hoffmann.A., \u017divojnovi\u0107 V., Meyr.H. (1999). LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures, Proceedings of the ACM\/IEEE Design Automation Conference (DAC). pp. 933\u2013938"},{"key":"3569_CR9","doi-asserted-by":"crossref","unstructured":"Siska.C. (December 1998). A Processor Description Language Supporting Retargetable Multi-Pipeline DSP Program Development Tools, Proceedings of the 11th International Symposium on System Synthesis (ISSS).","DOI":"10.1109\/ISSS.1998.730593"},{"key":"3569_CR10","doi-asserted-by":"crossref","unstructured":"Halambi.A., Grun.P., Ganesh.V., Khare.A., Dutt.N., Nicolau.A. (March 1999). EXPRESSION: A Language for Architecture Exploration Through Compiler\/Simulator Retargetability, Proceedings of the European Conference on Design, Automation and Test (DATE).","DOI":"10.1145\/307418.307549"},{"key":"3569_CR11","first-page":"155","volume":"4","author":"J. Buck","year":"1994","journal-title":"International Journal in Computer Simulation"},{"key":"3569_CR12","unstructured":"Open SystemC Initiative (OSCI). (2001). Functional Specification for SystemC 2.0, URL http: \/\/www.systemc.org,http:\/\/www.systemc.org."},{"key":"3569_CR13","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/2.982918","volume":"0018-9162","author":"J. Emer","year":"February 2002","journal-title":"IEEE Computer."},{"key":"3569_CR14","doi-asserted-by":"crossref","unstructured":"Mishra P., Dutt N., Nicolau A. (October 2001). Functional Abstraction Driven Design Space Exploration of Heterogeneous Programmable Architectures, Proceedings of the International Symposium on System Synthesis (ISSS). pp. 256\u2013261, URL citeseer.nj.nec.com\/506348.html.","DOI":"10.1145\/500001.500061"},{"key":"3569_CR15","doi-asserted-by":"crossref","unstructured":"Vachharajani M., Vachharajani N., Penry D.A., Blome J.A., August D.I. (November 2002). Microarchitectural Exploration with Liberty, Proceedings of the 35th International Symposium on Microarchitecture. pp. 271\u2013282.","DOI":"10.1109\/MICRO.2002.1176256"},{"volume-title":"Microarchitectural Modeling for Design-space Exploration. Ph.D. thesis","year":"November 2004","author":"M. Vachharajani","key":"3569_CR16"},{"key":"3569_CR17","unstructured":"Wang H.-S., Zhu X., Peh L.-S., Malik S. (November 2002). Orion: A Power-Performance Simulator of Interconnection Networks, Proceedings of the 35th International Symposium on Microarchitecture."},{"key":"3569_CR18","unstructured":"Murthy P. (1997) Modeling and Design of Reactive Systems, presentation. URL: http:\/\/ptolemy.eecs.berkeley.edu\/presentations\/97\/rasspfinal.pdf."},{"key":"3569_CR19","doi-asserted-by":"crossref","unstructured":"Lee E.A., Sangiovanni-Vincentelli A. (1996). Comparing Models of Computation, Proceedings of ICCAD.","DOI":"10.1109\/ICCAD.1996.569613"},{"issue":"6","key":"3569_CR20","doi-asserted-by":"crossref","first-page":"742","DOI":"10.1109\/43.766725","volume":"18","author":"A. Girault","year":"June 1999","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"key":"3569_CR21","doi-asserted-by":"crossref","unstructured":"Penry D., August D.I. (June 2003). Optimizations for a Simulator Construction System Supporting Reusable Components, Proceedings of the 40th Design Automation Conference.","DOI":"10.1145\/775832.776065"},{"key":"3569_CR22","doi-asserted-by":"crossref","unstructured":"Eisley N., Peh L.-S. (September 2004). High-Level Power Analysis of On-Chip Netowrks, Proceedings of 7th International Conference on Compilers, Architectures and Synthesis for Embedded Systems.","DOI":"10.1145\/1023833.1023849"},{"key":"3569_CR23","unstructured":"Beckmann B.M., Wood D. (December 2003). Transmission Line Caches, Proceedings of the International Symposium on Microarchitecture. pp. 43-55."},{"key":"3569_CR24","doi-asserted-by":"crossref","unstructured":"Ye T.T., Benini L., Micheli G.D. (March 2003). Packetized On-Chip Interconnect Communication Analysis for MPSoC, Proceedings of Design Automation and Test in Europe. pp. 344\u2013349.","DOI":"10.1109\/DATE.2003.1253632"},{"key":"3569_CR25","unstructured":"Wang H.-S., Peh L.-S., Malik.S. (February 2003). High-Level Power Analysis of On-Chip Netowrks, In IEEE Micro, Vol. 24, No. 1, (Best of Hot Interconnects 10)."},{"key":"3569_CR26","doi-asserted-by":"crossref","unstructured":"Chen X., Peh L.-S., (August 2003). Leakage Power Modeling and Optimization of Interconnection Networks, Proceedings of the International Symposium on Low Power and Energy Design. pp. 90\u201395.","DOI":"10.1145\/871506.871531"},{"key":"3569_CR27","unstructured":"Shang L., Peh L.-S., Kumar A., Jha N.K. (December 2004). Thermal Modeling, Characterization and Optimization of On-Chip Networks, Proceedings of the 37th International Symposium on Microarchitecture."},{"key":"3569_CR28","doi-asserted-by":"crossref","unstructured":"Sorin D.J., Pai V.S., Adve S.V., Vernon M.K., Wood D.A. (June 1998). Analytic Evaluation of Shared-Memory Systems with ILP Processors, Proceedings of the 25th Annual International Symposium on Computer Architecture. pp. 380\u2013391.","DOI":"10.1109\/ISCA.1998.694797"},{"key":"3569_CR29","doi-asserted-by":"crossref","unstructured":"Crowley P., Fiuczynski M., Baer J.-L., Bershad B., (May 2000). Characterizing Processor Architectures for Programmable Network Interfaces, Proceedings of the 14th International Conference on Supercomputing. pp. 54\u201365.","DOI":"10.1145\/335231.335237"},{"key":"3569_CR30","unstructured":"Mackenzie K., Shi W., McDonald A., Ganev I. (2003). An Intel IXP1200-based Network Interface, Proceedings of the Second Workshop on Novel Uses of System Area Networks (SAN-2)."},{"key":"3569_CR31","doi-asserted-by":"crossref","unstructured":"Willmann P., Brogioli M., Pai V.S. (July 2004). Spinach: A Liberty-based Simulator for Programmable Network Interface Architectures, Proceedings of the ACM SIG-PLAN\/SIGBED 2004 Conference on Languages, Compilers, and Tools for Embedded Systems. pp. 20\u201329, ACM Press.","DOI":"10.1145\/997163.997167"},{"key":"3569_CR32","unstructured":"Alteon Networks. (August 1997). Tigon\/PCI Ethernet Controller, revision 1.04."},{"key":"3569_CR33","unstructured":"Alteon WebSysterns. (July 1999). Gigabit Ethernet\/PCI Network Interface Card: Host\/NIC Software Interface Definition, revision 12.4.13."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-005-3569-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-005-3569-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-005-3569-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,2]],"date-time":"2025-01-02T15:07:23Z","timestamp":1735830443000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-005-3569-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,6]]},"references-count":33,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2005,6]]}},"alternative-id":["3569"],"URL":"https:\/\/doi.org\/10.1007\/s10766-005-3569-3","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2005,6]]}}}