{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,3]],"date-time":"2025-01-03T05:23:36Z","timestamp":1735881816213,"version":"3.32.0"},"reference-count":52,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[2005,6,1]],"date-time":"2005-06-01T00:00:00Z","timestamp":1117584000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2005,6]]},"DOI":"10.1007\/s10766-005-3575-5","type":"journal-article","created":{"date-parts":[[2005,7,19]],"date-time":"2005-07-19T10:46:01Z","timestamp":1121769961000},"page":"115-136","source":"Crossref","is-referenced-by-count":6,"title":["Extracting and Improving Microarchitecture Performance on Reconfigurable Architectures"],"prefix":"10.1007","volume":"33","author":[{"given":"Shobana","family":"Padmanabhan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Phillip","family":"Jones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David V.","family":"Schuehler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott J.","family":"Friedman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huakai","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roger","family":"Chamberlain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ron K.","family":"Cytron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Fritts","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John W.","family":"Lockwood","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"3575_CR1","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1016\/S0022-2836(05)80360-2","volume":"215","author":"S.F. Altschul","year":"1990","journal-title":"Journal of Molecular Biology"},{"key":"3575_CR2","unstructured":"AMBA Specification, http:\/\/www.gaisler.com\/doc\/amba.pdf (2003)."},{"key":"3575_CR3","unstructured":"ARC International, http:\/\/www.arccores.com."},{"key":"3575_CR4","doi-asserted-by":"crossref","unstructured":"Marnix Arnold and Henk Corporaal. Designing Domain-specific Processors. Proceedings. of the 9th Intrenational Symposium on Hardware\/Software Codesign, pp. 61\u201366, (April 2001).","DOI":"10.1145\/371636.371677"},{"issue":"3","key":"3575_CR5","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/2.204677","volume":"26","author":"M. Peter","year":"March 1993","journal-title":"IEEE Computer"},{"issue":"2","key":"3575_CR6","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"Austin Todd","year":"February 2002","journal-title":"IEEE Computer"},{"key":"3575_CR7","doi-asserted-by":"crossref","unstructured":"Amol Bakshi, Jingzhao Ou, and Viktor K. Prasanna, Towards Automatic Synthesis of a Class of Application-Specific Sensor Networks, Proceedings. of Int\u2019l Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pp. 50\u201358 (2002).","DOI":"10.1145\/581630.581639"},{"key":"3575_CR8","doi-asserted-by":"crossref","unstructured":"C. Brandolese, W. Fornaciari, F. Salice, and D. Sciuto, Source-Level Execution Time Estimation of C Programs, Proceedings of the 9th Int\u2019l Symposium on Hardware\/Software Codesign, pp. 98\u2013103, (April 2001).","DOI":"10.1145\/371636.371694"},{"issue":"3","key":"3575_CR9","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/40.988691","volume":"22","author":"Braun Florian","year":"January 2002","journal-title":"IEEE Micro"},{"issue":"3","key":"3575_CR10","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1177\/109434200001400303","volume":"14","author":"S. Browne","year":"2000","journal-title":"Int\u2019l Journal of High Performance Computing Applications"},{"issue":"4","key":"3575_CR11","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/2.839323","volume":"33","author":"T.J. Callahan","year":"April 2000","journal-title":"IEEE Computer"},{"key":"3575_CR12","doi-asserted-by":"crossref","unstructured":"P. P. Chang, S. A. Mahlke, W. Y. Chen, N. J. Warter, and W. W. Hwu, IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors, Proceedings of the 18th Int\u2019l Symposium on Computer Architecture (May 1991).","DOI":"10.1145\/115952.115979"},{"issue":"6","key":"3575_CR13","doi-asserted-by":"crossref","first-page":"603","DOI":"10.1109\/12.773797","volume":"48","author":"Choi Hoon","year":"1999","journal-title":"IEEE Trans. on Comput."},{"key":"3575_CR14","unstructured":"T. H. Cormen, C. E. Leiserson, and R. L. Rivest, Introduction to Algorithms, MIT (1990)."},{"key":"3575_CR15","unstructured":"Sarang Dharmapurikar, Praveen Krishnamurthy, Todd Sproull, and John W. Lockwood. Deep Packet Inspection Using Parallel Bloom Filters. Hot Interconnects, pp. 44\u201351, CA: Stanford, (August 2003)."},{"key":"3575_CR16","doi-asserted-by":"crossref","unstructured":"J. Dongarra, K. London, S. Moore, P. Mucci, D. Terpstra, H. You, and M. Zhou, Experiences and Lessons Learned with a Portable Interface to Hardware Performance Counters, Proceedings of Workshop on Parallel and Distributed Systems: Testing and Debugging (at IPDPS) (April 2003).","DOI":"10.1109\/IPDPS.2003.1213517"},{"key":"3575_CR17","doi-asserted-by":"crossref","unstructured":"J. E. Carrillo Esparza and P. Chow, The Effect of Reconfigurable Units in Superscalar Processors, Proceding. ACM Int\u2019l Symposium on Field Programmable Gate Arrays, pp. 141\u2013150 (2001).","DOI":"10.1145\/360276.360328"},{"key":"3575_CR18","doi-asserted-by":"crossref","unstructured":"Dirk Fischer, J\u00fcrgen Teich, Michael Thies, and Ralph Weper, Efficient Architecture\/Compiler Co-exploration For ASIPs, Proceedings, of Int\u2019l Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pp. 27\u201334, (2002).","DOI":"10.1145\/581630.581635"},{"key":"3575_CR19","unstructured":"Scott Friedman, Nicholas Leidenfrost, Benjamin C. Brodie, and Ron K. Cytron, Hashtables for Embedded and Real-time Systems. Proceedings of the IEEE Workshop on Real-Time Embedded Systems, (2001)."},{"key":"3575_CR20","unstructured":"Gaisler Research. http:\/\/www.gaisler.com."},{"key":"3575_CR21","doi-asserted-by":"crossref","unstructured":"David Goodwin and Darin Petkov. Automatic Generation of Application Specific Processors, Proceedings of Int\u2019l Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pp. 137\u2013147 (2003).","DOI":"10.1145\/951710.951730"},{"issue":"2","key":"3575_CR22","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1109\/92.924027","volume":"9","author":"M. Gschwind","year":"April 2001","journal-title":"IEEE Trans. on Very Large Scale Integration (VLSI) Systems"},{"key":"3575_CR23","doi-asserted-by":"crossref","unstructured":"Michael Gschwind, Instruction Set Selection for ASIP Design, Proceedings of the 7th Int\u2019l Symposium on Hardware\/Software Codesign, pp. 7\u201311, (May 1999).","DOI":"10.1145\/301177.301187"},{"key":"3575_CR24","doi-asserted-by":"crossref","unstructured":"T. Vinod Kumar Gupta, Roberto E. Ko, and Rajeev Barua, Compiler-Directed Customization of ASIP Cores, Proceedings of the 10th Int\u2019l Sympasium on Hardware\/Software Codesign, pp. 97\u2013102, (May 2002).","DOI":"10.1145\/774789.774810"},{"key":"3575_CR25","doi-asserted-by":"crossref","unstructured":"S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao, The Chimaera Reconfigurable Functional Unit. Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, pp. 87\u201396 (1997).","DOI":"10.1109\/FPGA.1997.624608"},{"key":"3575_CR26","unstructured":"John R. Hauser and John Wawrzynek, Garp: A MIPS Processor with a Reconfigurable Coprocessor. Procedings of IEEE Sympasium on Field-Programmable Custom Computing Machines (April 1997)."},{"key":"3575_CR27","doi-asserted-by":"crossref","unstructured":"Olivier Hebert and Yvon Savaria Ivan C. Kraljic, A Method to Derive Application-Specific Embedded Processing Cores, Proceedings of the 8th Int\u2019l Symposium on Hardware\/Software Codesign, pp. 88\u201392, (May 2000).","DOI":"10.1145\/334012.334029"},{"key":"3575_CR28","doi-asserted-by":"crossref","unstructured":"Edson L. Horta, John W. Lockwood, David E. Taylor, and David Parlour, Dynamic Hardware Plugins in an FPGA with Partial Run-time Reconfiguration, Design Automation Conference (DAC), New Orleans, LA (June 2002).","DOI":"10.1145\/513918.514007"},{"key":"3575_CR29","doi-asserted-by":"crossref","unstructured":"Phillip Jones, Shobana Padmanabhan, Daniel Rymarz, John Maschmeyer, David V. Schuehler, John W. Lockwood, and Ron K. Cytron, Liquid Architecture. Workshop on Next Generation Software (at IPDPS), (2004).","DOI":"10.1109\/IPDPS.2004.1303228"},{"key":"3575_CR30","unstructured":"Paolo Ienne Kubilay Atasu, Laura Pozzi, Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints, Proceeding of Design Automation Conference (June 2003)."},{"issue":"4","key":"3575_CR31","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/54.632882","volume":"14","author":"Kuulusa Mika","year":"1997","journal-title":"IEEE Design and Test of Computers"},{"key":"3575_CR32","unstructured":"LEON Specification. http:\/\/www. gaisler.com\/doc\/leon2-1.0.21-xst.pdf (2003)."},{"key":"3575_CR33","unstructured":"LEOX.org. http:\/\/www.leox.org."},{"key":"3575_CR34","doi-asserted-by":"crossref","unstructured":"John W Lockwood, Evolvable Internet Hardware Platforms. The Third NASA\/DoD Workshop on Evolvable Hardware (EH\u20192001), pp. 271\u2013279 (July 2001).","DOI":"10.1109\/EH.2001.937971"},{"key":"3575_CR35","unstructured":"John W. Lockwood, The Field-programmable Port Extender (FPX), http:\/\/www.arl.wustl.edu\/arl\/projects\/fpx\/ (December 2003)."},{"key":"3575_CR36","unstructured":"John W. Lockwood, Reconfigurable Network Group. http:\/\/www.arl.wustl.edu\/arl\/projects\/fpx\/reconfig.htm (May 2004)."},{"key":"3575_CR37","unstructured":"John W. Lockwood, James Moscola, Matthew Kulig, David Reddick, and Tim Brooks, Internet Worm and Virus Protection in Dynamically Reconfigurable Hardware, Military and Aerospace Programmable Logic Device (MAPLD), pp. E10, Washington DC, (September 2003)."},{"issue":"5","key":"3575_CR38","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1007\/s00779-003-0243-x","volume":"7","author":"Plessl Christian","year":"2003","journal-title":"Personal and Ubiquitous Computing"},{"key":"3575_CR39","doi-asserted-by":"crossref","unstructured":"Joydeep Ray and James C. Hoe, High-level Modeling and FPGA Prototyping of Microprocessors. Proceedings ACM Int\u2019l Symposium on Field Programmable Gate Arrays, pp. 100\u2013107, (February 2003).","DOI":"10.1145\/611817.611833"},{"issue":"1","key":"3575_CR40","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1145\/244804.244807","volume":"7","author":"Rosenblum Mendel","year":"January 1997","journal-title":"ACM Trans. on Modeling and Computer Simulation"},{"key":"3575_CR41","doi-asserted-by":"crossref","unstructured":"C. R. Rupp, M. Landguth, T. Garverick, E. Gomersall, H. Holt, J. M. Arnold, and M. Gokhale, The NAPA Adaptive Processing Architecture, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28\u201337, (1998).","DOI":"10.1109\/FPGA.1998.707878"},{"key":"3575_CR42","doi-asserted-by":"crossref","unstructured":"Eric Schnarr and James R. Larus. Fast out-of-order Processor Simulation Using Memoization, Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 283\u2013294. ACM Press (1998).","DOI":"10.1145\/291069.291063"},{"key":"3575_CR43","doi-asserted-by":"crossref","unstructured":"David V. Schuehler, James Moscola, and John W. Lockwood, Architecture for a Hardware Based, TCP\/IP Content Scanning System, Hot Interconnects, pp. 89\u201394, Stanford, CA: (August 2003).","DOI":"10.1109\/CONECT.2003.1231483"},{"key":"3575_CR44","doi-asserted-by":"crossref","unstructured":"Barry Shackleford, Mitsuhiro Yasuda, Etsuko Okushi, Hisao Koizumi, Hiroyuki Tomiyama, and Hiroto Yasuura, Memory-CPU Size Optimization for Embedded System Designs, Proceedings of Design Automation Conference, pp. 246\u2013251, (June 1997).","DOI":"10.1109\/DAC.1997.597152"},{"key":"3575_CR45","doi-asserted-by":"crossref","unstructured":"Lesley Shannon and Paul Chow, Using Reconfigurability to Achieve Real-time Profiling for Hardware\/Software Codesign, Proceedings of ACM Int\u2019l Symposium on Field Programmable Gate Arrays, pp. 190\u2013199, (2004).","DOI":"10.1145\/968280.968308"},{"key":"3575_CR46","doi-asserted-by":"crossref","unstructured":"Timothy Sherwood, Erez Perelman, Greg Hamerly, and Brad Calder, Automatically Characterizing Large Scale Program Behavior. Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 45\u201357. ACM Press, (2002).","DOI":"10.1145\/605397.605403"},{"issue":"5","key":"3575_CR47","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Singh","year":"May 2000","journal-title":"IEEE Trans. on Computers"},{"key":"3575_CR48","doi-asserted-by":"crossref","unstructured":"Kyung soo Oh, Sang yong Yoon, and Soo-Ik Chae, Emulator Environment Based on an FPGA Prototyping Board. Proceedings of 11th IEEE Int\u2019l Workshop on Rapid System Prototyping, pp. 72\u201377 (June 2000).","DOI":"10.1109\/IWRSP.2000.855197"},{"key":"3575_CR49","doi-asserted-by":"crossref","unstructured":"Brinkley Sprunt, Pentium 4 Performance-Monitoring Features, IEEE Micro, 22(4):72\u201382 (2002).","DOI":"10.1109\/MM.2002.1028478"},{"key":"3575_CR50","unstructured":"Stretch, Inc. http:\/\/www.stretchinc.com."},{"key":"3575_CR51","doi-asserted-by":"crossref","unstructured":"Kei Suzuki and Alberto Sangiovanni-Vincentelli, Efficient Software Performance Estimation Methods for Hardware\/Software Codesign. Proceedings of Design Automation Conference, pp. 605\u2013610, (June 1996).","DOI":"10.1145\/240518.240633"},{"key":"3575_CR52","unstructured":"Tensilica, Inc. http:\/\/www.tensilica.com."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-005-3575-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-005-3575-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-005-3575-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,2]],"date-time":"2025-01-02T15:07:35Z","timestamp":1735830455000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-005-3575-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,6]]},"references-count":52,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2005,6]]}},"alternative-id":["3575"],"URL":"https:\/\/doi.org\/10.1007\/s10766-005-3575-5","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2005,6]]}}}