{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:14:18Z","timestamp":1742379258539},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2005,10,1]],"date-time":"2005-10-01T00:00:00Z","timestamp":1128124800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2005,10]]},"DOI":"10.1007\/s10766-005-7304-x","type":"journal-article","created":{"date-parts":[[2005,10,3]],"date-time":"2005-10-03T10:40:21Z","timestamp":1128336021000},"page":"529-559","source":"Crossref","is-referenced-by-count":7,"title":["Using the First-Level Caches as Filters to Reduce the Pollution Caused by Speculative Memory References"],"prefix":"10.1007","volume":"33","author":[{"given":"Onur","family":"Mutlu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyesoon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David N.","family":"Armstrong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yale N.","family":"Patt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"7304_CR1","unstructured":"J. E. Smith, A Study of Branch Prediction Strategies, Proceedings of the 8th International Symposium on Computer Architecture, pp. 135\u2013148 (1981)."},{"key":"7304_CR2","doi-asserted-by":"crossref","unstructured":"T.-Y. Yeh and Y. N. Patt, Two-Level Adaptive Branch Prediction, Proceedings of the 24th ACM\/IEEE International Symposium on Microarchitecture, pp. 51\u201361 (1991).","DOI":"10.1145\/123465.123475"},{"issue":"2","key":"7304_CR3","first-page":"696","volume":"20","author":"J.D. Gindele","year":"1977","journal-title":"IBM Technical Disclosure Bulletin."},{"key":"7304_CR4","doi-asserted-by":"crossref","unstructured":"N. P. Jouppi, Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers, Proceedings of the 17th International Symposium on Computer Architecture, pp. 364\u2013373 (1990).","DOI":"10.1145\/325096.325162"},{"key":"7304_CR5","doi-asserted-by":"crossref","unstructured":"J.-L. Baer and T. Chen, An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty, Proceedings of Supercomputing \u201991, pp. 178\u2013186 (1991).","DOI":"10.1145\/125826.125932"},{"key":"7304_CR6","doi-asserted-by":"crossref","unstructured":"D. Joseph and D. Grunwald, Prefetching using Markov Predictors, Proceedings of the 24th International Symposium on Computer Architecture, pp, 252\u2013263 (1997).","DOI":"10.1145\/264107.264207"},{"key":"7304_CR7","doi-asserted-by":"crossref","unstructured":"M. H. Lipasti, C. Wilkerson, and J. P. Shen, Value Locality and Load Value Prediction, Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 226\u2013237 (1996).","DOI":"10.1145\/237090.237173"},{"key":"7304_CR8","doi-asserted-by":"crossref","unstructured":"A. Moshovos and G. S. Sohi, Streamlining Inter-operation Memory Communication via Data Dependence Prediction, Proceedings of the 30th ACM\/IEEE International Symposium on Microarchitecture, pp. 235\u2013245 (1997).","DOI":"10.1109\/MICRO.1997.645814"},{"key":"7304_CR9","doi-asserted-by":"crossref","unstructured":"T. C. Mowry, M. S. Lam, and A. Gupta, Design and Evaluation of a Compiler Algorithm for Prefetching, Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 62\u201373 (1992).","DOI":"10.1145\/143365.143488"},{"key":"7304_CR10","doi-asserted-by":"crossref","unstructured":"A. Yoaz, M. Erez, R. Ronen, and S. Jourdan, Speculation Techniques for Improving Load Related Instruction Scheduling, Proceedings of the 26th International Symposium on Computer Architecture, pp. 42\u201353 (1999).","DOI":"10.1109\/ISCA.1999.765938"},{"key":"7304_CR11","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1147\/rd.111.0025","volume":"11","author":"R.M. Tomasulo","year":"1967","journal-title":"IBM Journal of Research and Development"},{"key":"7304_CR12","doi-asserted-by":"crossref","unstructured":"O. Mutlu, H. Kim, D. N. Armstrong, and Y. N. Patt, Understanding The Effects of Wrong-Path Memory References on Processor Performance, Proceedings of the 3rd Workshop on Memory Performance Issues, pp. 56\u201364 (2004).","DOI":"10.1145\/1054943.1054951"},{"key":"7304_CR13","unstructured":"D. Kroft, Lockup-free Instruction Fetch\/Prefetch Cache Organization, Proceedings of the 8th International Symposium on Computer Architecture, pp. 81\u201387 (1981)."},{"issue":"2","key":"7304_CR14","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/40.755465","volume":"19","author":"R.E. Kessler","year":"1999","journal-title":"IEEE Micro."},{"key":"7304_CR15","doi-asserted-by":"crossref","unstructured":"O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt, Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors, Proceedings of the 9th International Symposium on High Performance Computer Architecture, pp. 129\u2013140 (2003).","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"7304_CR16","unstructured":"S. McFarling, Combining Branch Predictors, Technical Report TN-36, Digital Western Research Laboratory (June 1993)."},{"key":"7304_CR17","doi-asserted-by":"crossref","unstructured":"T.-Y. Yeh and Y. N. Patt, Alternative Implementations of Two-Level Adaptive Branch Prediction, Proceedings of the 19th International Symposium on Computer Architecture, pp. 124\u2013134 (1992).","DOI":"10.1145\/139669.139709"},{"key":"7304_CR18","doi-asserted-by":"crossref","unstructured":"P.-Y. Chang, E. Hao, and Y. N. Patt, Predicting Indirect Jumps Using a Target Cache, Proceedings of the 24th International Symposium on Computer Architecture, pp. 274\u2013283 (1997).","DOI":"10.1145\/264107.264209"},{"key":"7304_CR19","doi-asserted-by":"crossref","unstructured":"J. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy, POWER4 System Microarchitecture, IBM Technical White Paper (October 2001).","DOI":"10.1147\/rd.461.0005"},{"key":"7304_CR20","doi-asserted-by":"crossref","unstructured":"A. KleinOsowski and D. J. Lilja, MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research, Computer Architecture Letters, 1 (June 2002).","DOI":"10.1109\/L-CA.2002.8"},{"key":"7304_CR21","doi-asserted-by":"crossref","unstructured":"J.-L. Baer and W.-H. Wang, On the Inclusion Properties for Multi-level Cache Hierarchies, Proceedings of the 15th International Symposium on Computer Architecture, pp. 73\u201380 (1988).","DOI":"10.1109\/ISCA.1988.5212"},{"key":"7304_CR22","doi-asserted-by":"crossref","unstructured":"N. P. Jouppi and S. J. E. Wilton, Tradeoffs in Two-Level On-Chip Caching, Proceedings of the 21st International Symposium on Computer Architecture, pp. 34\u201345 (1994).","DOI":"10.1109\/ISCA.1994.288163"},{"key":"7304_CR23","doi-asserted-by":"crossref","unstructured":"E. Rotenberg, Q. Jacobson, and J. E. Smith, A Study of Control Independence in Superscalar Processors, Proceedings of the 5th International Symposium on High Performance Computer Architecture, pp. 115\u2013124 (1999).","DOI":"10.1109\/HPCA.1999.744346"},{"key":"7304_CR24","doi-asserted-by":"crossref","unstructured":"D. N. Armstrong, H. Kim, O. Mutlu, and Y. N. Patt, Wrong Path Events: Exploiting Unusual and Illegal Program Behavior for Early Misprediction Detection and Recovery, Proceedings of the 37th ACM\/IEEE International Symposium on Microarchitecture, pp. 119\u2013128 (2004).","DOI":"10.1109\/MICRO.2004.38"},{"key":"7304_CR25","unstructured":"G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel, The Microarchitecture of the Pentium 4 Processor, Intel Technology Journal, Q12001 Issue (February 2001)."},{"key":"7304_CR26","doi-asserted-by":"crossref","unstructured":"X. Zhuang and H.-H. S. Lee, A Hardware-based Cache Pollution Filtering Mechanism for Aggressive Prefetches, Proceedings of the 32nd International Conference on Parallel Processing, pp. 286\u2013293 (2003).","DOI":"10.1109\/ICPP.2003.1240591"},{"key":"7304_CR27","unstructured":"V. Srinivasan, G. S. Tyson, and E. S. Davidson, A Static Filter for Reducing Prefetch Traffic, Technical Report CSE-TR-400-99, University of Michigan Technical Report (1999)."},{"key":"7304_CR28","doi-asserted-by":"crossref","unstructured":"A.-C. Lai, C. Fide, and B. Falsafi, Dead-Block Prediction and Dead-Block Correlating Prefetchers, Proceedings of the 28th International Symposium on Computer Architecture, pp. 144\u2013154 (2001).","DOI":"10.1145\/379240.379259"},{"key":"7304_CR29","unstructured":"P. Jain, S. Devadas, and L. Rudolph, Controlling Cache Pollution in Prefetching With Software-assisted Cache Replacement, Technical Report CSG-462, Massachusetts Institute of Technology (2001)."},{"key":"7304_CR30","doi-asserted-by":"crossref","unstructured":"K. Beyls and E. H. D\u2019Hollander, Reuse Distance-Based Cache Hint Selection, Proceedings of the 8th International Euro-Par Conference on Parallel Processing, pp. 265\u2013274 (2002).","DOI":"10.1007\/3-540-45706-2_35"},{"key":"7304_CR31","doi-asserted-by":"crossref","unstructured":"Z. Wang, K. S. McKinley, A. L. Rosenberg, and C. C. Weems, Using the Compiler to Improve Cache Replacement Decisions, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques (2002).","DOI":"10.1109\/PACT.2002.1106018"},{"key":"7304_CR32","unstructured":"R. L. Lee, P.-C. Yew, and D. H. Lawrie, Data Prefetching in Shared Memory Multiprocessors, Proceedings of the International Conference on Parallel Processing (1987)."},{"key":"7304_CR33","unstructured":"R. I. Bahar and G. Albera, Performance Analysis of Wrong-Path Data Cache Accesses, Workshop on Performance Analysis and its Impact on Design (1998)."},{"key":"7304_CR34","doi-asserted-by":"crossref","unstructured":"R. Sendag, D. J. Lilja, and S. R. Kunkel, Exploiting the Prefetching Effect Provided by Executing Mispredicted Load Instructions, Proceedings of the 8th International Euro-Par Conference on Parallel Processing, pp. 468\u2013480 (2002).","DOI":"10.1007\/3-540-45706-2_64"},{"key":"7304_CR35","doi-asserted-by":"crossref","unstructured":"T. L. Johnson and W. W. Hwu, Run-time Adaptive Cache Hierarchy Management via Reference Analysis, Proceedings of the 24th International Symposium on Computer Architecture, pp. 315\u2013326 (1997).","DOI":"10.1145\/264107.264213"},{"key":"7304_CR36","unstructured":"N. N. Mekhiel, Multi-Level Cache With Most Frequently Used Policy: A New Concept in Cache Design, International Conference on Computer Applications in Industry and Engineering (Nov 1995)."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-005-7304-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-005-7304-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-005-7304-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,10]],"date-time":"2020-04-10T00:44:42Z","timestamp":1586479482000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-005-7304-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,10]]},"references-count":36,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2005,10]]}},"alternative-id":["7304"],"URL":"https:\/\/doi.org\/10.1007\/s10766-005-7304-x","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005,10]]}}}