{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:34:11Z","timestamp":1758893651426,"version":"3.32.0"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2005,12]]},"DOI":"10.1007\/s10766-005-8908-x","type":"journal-article","created":{"date-parts":[[2005,11,14]],"date-time":"2005-11-14T11:28:47Z","timestamp":1131967727000},"page":"667-695","source":"Crossref","is-referenced-by-count":15,"title":["A Framework for the Functional Verification of SystemC Models"],"prefix":"10.1007","volume":"33","author":[{"given":"Francesco","family":"Bruschi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrizio","family":"Ferrandi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8908_CR1","unstructured":"E. Dustin, J. Rashka, and J. Paul, Automated Software Testing: Introduction, Management, and Performance, Addison Wesley (1999)"},{"issue":"2","key":"8908_CR2","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/92.386221","volume":"3","author":"R. Vemuri","year":"1995","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"key":"8908_CR3","unstructured":"S. Devadas, A. Ghosh, and K. Keutzer, An Observability-Based Code Coverage Metric for Functional Simulation, in Proc Internation Conference on Computer-Aided Design (1999)"},{"key":"8908_CR4","doi-asserted-by":"crossref","first-page":"400","DOI":"10.1109\/TR.2003.821926","volume":"52","author":"F. Ferrandi","year":"2003","journal-title":"IEEE Trans. Reliability"},{"issue":"1","key":"8908_CR5","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1145\/225871.225880","volume":"1","author":"K. Cheng","year":"1996","journal-title":"ACM Trans. Design Automation Electronic Sys."},{"key":"8908_CR6","doi-asserted-by":"crossref","unstructured":"S. Chiusano, F. Corno, and P. Prinetto, RT-level TPG Exploiting High-level Synthesis Information, in Proc. 17th IEEE VSLI Test Symposium (1999)","DOI":"10.1109\/VTEST.1999.766685"},{"key":"8908_CR7","doi-asserted-by":"crossref","unstructured":"F. Ferrandi, A. Fin, F. Fummi, and D. Sciuto, An application of genetic algorithms and BDDs to functional testing, in Proc International Conference on Computer Design (2000)","DOI":"10.1109\/ICCD.2000.878268"},{"key":"8908_CR8","doi-asserted-by":"crossref","unstructured":"M. Ganai, A. Aziz, and A. Kuehlmann, Enhancing Simulation with BDDs and ATPG, in Proc. 36th Design Automation Conference (1999)","DOI":"10.1145\/309847.309965"},{"key":"8908_CR9","doi-asserted-by":"crossref","unstructured":"F. Ferrandi, F. Fummi, and D. Sciuto, Implicit Test Generation for Behavioral VHDL Models, in Proc. IEEE International Test Conference (1998)","DOI":"10.1109\/TEST.1998.743202"},{"issue":"3","key":"8908_CR10","doi-asserted-by":"crossref","first-page":"402","DOI":"10.1109\/43.913758","volume":"20","author":"I. Ghosh","year":"2001","journal-title":"IEEE Trans. Comput. Aided Design Integrated Circuits Sys."},{"key":"8908_CR11","doi-asserted-by":"crossref","unstructured":"F. Fallah, P. Ashar, and S. Devadas, Simulation Vector Generation from HDL Descriptions for Observability-enhanced Statement Coverage, in Proc. 35th Design Automation Conference (1999)","DOI":"10.1145\/309847.310023"},{"key":"8908_CR12","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1007\/BF00133499","volume":"2","author":"S. Ghosh","year":"1991","journal-title":"J. Electronic Testing: Theory and Applications."},{"key":"8908_CR13","doi-asserted-by":"crossref","unstructured":"E. Jenn, J. Arlat, M. Rimn, J. Ohisson, and J. Karlsson, Fault Injection into VHDL Models: the MEFISTO Tool, Digest of Papers of 24th International Symposium on Fault-Tolerant Computing, pp. 66\u201375 (1994)","DOI":"10.1109\/FTCS.1994.315656"},{"key":"8908_CR14","doi-asserted-by":"crossref","unstructured":"J. Boue, P. Petillon, and Y. Crouzet, MEFISTO-L: A VHDL-Based Fault Injection Tool for the Experimental Assessment of Fault Tolerance, in Proc. 28th Internatiol Symposium on Fault-Tolerant Computing, pp. 168\u2013173 (1998)","DOI":"10.1109\/FTCS.1998.689467"},{"key":"8908_CR15","doi-asserted-by":"crossref","unstructured":"A. Ghosh, B. Johnson, and J. P. III, Performing Fault Simulation in Large System Design, in Proc. Annual Reliability and Maintainability Symposium, pp. 200\u2013207 (1997)","DOI":"10.1109\/RAMS.1997.571707"},{"key":"8908_CR16","doi-asserted-by":"crossref","unstructured":"B. Parrotta, M. Rebaudengo, M. S. Reorda, and M. Violante, New Techniques for Accelerating Fault Injection in VHDL Descriptions, IOLTW2000: International On-Line Test Workshop, pp. 61\u201366 (2000)","DOI":"10.1109\/OLT.2000.856613"},{"key":"8908_CR17","doi-asserted-by":"crossref","unstructured":"A. Fin, F. Fummi, and G. Pravadelli, AMLETO: A Multi-Language Environment for Functional Test Generation, in Proc. IEEE International Test Conference, pp. 821\u2013829 (2001)","DOI":"10.1109\/TEST.2001.966704"},{"key":"8908_CR18","doi-asserted-by":"crossref","unstructured":"A. Fin and F. Fummi, Genetic Algorithms: The Philosopher\u2019s Stone or an Effective Solution for High-level TPG? High-Level Design Validation and Test Workshop, 2003. Eighth IEEE International, pp. 163\u2013168 (2003)","DOI":"10.1109\/HLDVT.2003.1252491"},{"key":"8908_CR19","doi-asserted-by":"crossref","unstructured":"F. Ferrandi, F. Fummi, and D. Sciuto, Implicit test generation for behavioral VHDL models, in Proc. International Test Conference, pp. 587\u2013596 (1998)","DOI":"10.1109\/TEST.1998.743202"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-005-8908-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-005-8908-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-005-8908-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T13:32:23Z","timestamp":1736083943000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-005-8908-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":19,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2005,12]]}},"alternative-id":["8908"],"URL":"https:\/\/doi.org\/10.1007\/s10766-005-8908-x","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2005,12]]}}}