{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T06:03:54Z","timestamp":1744178634456,"version":"3.32.0"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2006,4,1]],"date-time":"2006-04-01T00:00:00Z","timestamp":1143849600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2006,4]]},"DOI":"10.1007\/s10766-006-0006-1","type":"journal-article","created":{"date-parts":[[2006,5,3]],"date-time":"2006-05-03T20:39:39Z","timestamp":1146688779000},"page":"171-188","source":"Crossref","is-referenced-by-count":6,"title":["A PAB-Based Multi-Prefetcher Mechanism"],"prefix":"10.1007","volume":"34","author":[{"given":"Alexander","family":"Gendler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avi","family":"Mendelson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yitzhak","family":"Birk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,5,4]]},"reference":[{"issue":"3","key":"6_CR1","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","volume":"14","author":"A.J. Smith","year":"Sep. 1982","unstructured":"Smith A.J. (Sep. 1982). Cache Memories. Computing Surveys 14(3):473\u2013530","journal-title":"Computing Surveys"},{"key":"6_CR2","first-page":"176","volume":"91","author":"T.F. Chen","year":"Nov. 1991","unstructured":"Chen T.F. and Baer J.L. (Nov. 1991) An Effective On-chip Preloading Scheme to Reduce Data Access Penalty. Proceedings of Supercomputing 91:176\u2013186","journal-title":"Proceedings of Supercomputing"},{"key":"6_CR3","unstructured":"Intel Co.: Intel Pentium 4 and Intel Xeon Processor Optimization, http:\/\/cache-www. intel.com\/cd\/00\/00\/01\/76\/17672_24896607.pdf or developer.intel.com."},{"key":"6_CR4","unstructured":"Apple Computer, Inc., Technical note TN2087: PowerPC G5 Performance Primer, http:\/\/ developer.apple.com\/technotes\/tn\/tn2087.html."},{"issue":"2","key":"6_CR5","doi-asserted-by":"crossref","first-page":"174","DOI":"10.1145\/358923.358939","volume":"32","author":"S.P. Vanderwiel","year":"Jun. 2000","unstructured":"Vanderwiel S.P. and Lijia D.J. (Jun. 2000). Data Prefetch Mechanisms. ACM Computing Surveys 32(2): 174\u2013199","journal-title":"ACM Computing Surveys"},{"issue":"5","key":"6_CR6","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1109\/12.677225","volume":"47","author":"J. Tse","year":"May 1998","unstructured":"Tse J. and Smith A.J. (May 1998). CPU Cache Prefetching: Timing Evaluation of Hardware Implementations. IEEE Transactions on Computers 47(5):509\u2013526","journal-title":"IEEE Transactions on Computers"},{"key":"6_CR7","unstructured":"C. J. Hughes and S. V. Adve, Memory-Side Prefetching for Linked Data Structures, Technical Report UIUCDCS-R-2001\u20132221, Univ. or Illinois UC (May 2001)."},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"M. Karlson, F. Magnus, and P. Stenstrom, A Prefetching Technique for Irregular Accesses to Linked Data Structures, Proceedings of the 6th International Symposium on High-Performance Computer Architecture (HPCA), pp. 206\u2013217 (Jan. 2000).","DOI":"10.1109\/HPCA.2000.824351"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"N. Kohout, S. Choi, D. Kim, and D. Yeung, Multi-Chain Prefetching: Effective Exploitation of Inter-Chain Memory Parallelism For Pointer-Chasing Codes, Proceedings of yhe International Conference on Parallel Architectures and Compilation Techniques, pp. 268\u2013279 (Sep. 2001).","DOI":"10.1109\/PACT.2001.953307"},{"issue":"5","key":"6_CR10","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1049\/ip-cdt:19990310","volume":"146","author":"J.C. Chiu","year":"Sep. 1999","unstructured":"Chiu J.C., Chi S.A., and Chung C.P. (Sep. 1999). Instruction Cache Prefetching Directed by Branch Prediction. IEE Proceedings \u2013 Computers & Digital Techniques 146(5):241\u2013246","journal-title":"IEE Proceedings \u2013 Computers & Digital Techniques"},{"issue":"1","key":"6_CR11","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1145\/367742.367786","volume":"19","author":"C-K. Luk","year":"Feb. 2001","unstructured":"Luk C-K. and Mowry T.C. (Feb. 2001). Architectural and Compiler Support for Effective Instruction Prefetching: A Cooperative Approach. ACM Transactions on Computer Systm 19(1):71\u2013109","journal-title":"ACM Transactions on Computer Systm"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"Manku G.S., Prasad M.R., and Patterson D.A. A New Voting Based Hardware Data Prefetch Scheme, Proceedings of the 4th International Conference on High Performance Computing, pp. 100\u2013105 (Dec. 1997).","DOI":"10.1109\/HIPC.1997.634478"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Johnson T.L., Connors D.A., and Hwu W-M.W. (1998). Run-time Adaptive Cache management. Proceedings of the 31st Hawaii International Conference on System Sciences vol. 7, pp. 774\u2013775","DOI":"10.1109\/HICSS.1998.649283"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"A. Ki and A. E. Knowles, Adaptive Data Prefetching Using Cache Information, Proceedings 11th International Conference on Supercomputing, pp. 204\u2013212 (1997).","DOI":"10.1145\/263580.263633"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"R. Pendse and H. Katta, Selective Prefetching: Prefetching when Only Required, Proceedings of the 42nd Midwest Symposium on Circuits and Systems, vol. 2, pp. 866\u2013869 (Aug. 1999).","DOI":"10.1109\/MWSCAS.1999.867772"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"P. Reungsang, S. K. Park, G. Lee, S. -W. Jeong, and H. -L. Roh, Reducing Cache Pollution of Prefetching in a Small Data Cache, Procedings of the International Conference on Computer Design (ICCD), pp. 530\u2013533 (Sep. 2001).","DOI":"10.1109\/ICCD.2001.955085"},{"key":"6_CR17","unstructured":"IBM, POWER-3: Next generation 64-bit PowerPC Processor Design, www-1.ibm.com\/ servers\/eserver\/pseries\/hardware\/whitepapers\/power3wp.html."},{"key":"6_CR18","first-page":"289","volume":"1","author":"A. Cristal","year":"2004","unstructured":"Cristal A., Santana O.J., Valero M., and Martinez J.F. (2004). Toward Kilo-Instruction Processors. ACM Transactions Architech and Code Opt. 1: 289\u2013417","journal-title":"ACM Transactions Architech and Code Opt."},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"J. W. Fu, J. H. Patel, and B. L. Jansen, Stride Directed Prefetching in Scalar Processors, Proceedings of the International Symposium on Microarchitecture (MICRO-25), pp. 102\u2013110 (Dec. 1992).","DOI":"10.1109\/MICRO.1992.697004"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"I. Sklenar, Prefetch Unit for Vector Operation on Scalar Computers, Proceedings 19th International Symposium on Computer Architecture (ISCA), pp. 31\u201337 (May 1992).","DOI":"10.1109\/ISCA.1992.753344"},{"key":"6_CR21","unstructured":"H. Yu and G. Kedem, DRAM-page Based Data Prediction and Prefetching, Proceedings International Conference on Computer Design (ICCD), pp. 267\u2013275 (Sep. 2000)."},{"issue":"5","key":"6_CR22","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/12.381947","volume":"44","author":"T.F. Chen","year":"May 1995","unstructured":"Chen T.F. and Baer J.L. (May 1995). Effective Hardware-Based Data Prefetching for High Performance Processors. IEEE Transaction on Computers 44(5): 609\u2013623","journal-title":"IEEE Transaction on Computers"},{"key":"6_CR23","doi-asserted-by":"crossref","unstructured":"J. F. Cantin and M. D. Hill, Cache Performance for SPEC CPU2000 Benchmarks, http:\/\/www.cs.wisc.edu\/multifacet\/misc\/spec2000cache-data\/.","DOI":"10.1145\/563519.563522"},{"issue":"2","key":"6_CR24","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"Feb. 2002","unstructured":"Austin T., Larson E., and Ernst D. (Feb. 2002). SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer 35(2): 59\u201367","journal-title":"IEEE Computer"},{"key":"6_CR25","unstructured":"A. Gendler, Efficient Multi-Prefetcher Architectures using a Prefetcher Assessment Buffer (PAB), MSc Dissertation, Electrical Eng. Dept., Technion (2005)."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-006-0006-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-006-0006-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-006-0006-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T20:16:09Z","timestamp":1736367369000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-006-0006-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,4]]},"references-count":25,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2006,4]]}},"alternative-id":["6"],"URL":"https:\/\/doi.org\/10.1007\/s10766-006-0006-1","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2006,4]]}}}