{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:11:23Z","timestamp":1747807883149},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2006,6,1]],"date-time":"2006-06-01T00:00:00Z","timestamp":1149120000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2006,6]]},"DOI":"10.1007\/s10766-006-0016-z","type":"journal-article","created":{"date-parts":[[2006,6,23]],"date-time":"2006-06-23T16:37:23Z","timestamp":1151080643000},"page":"213-235","source":"Crossref","is-referenced-by-count":6,"title":["A Case for Chip Multiprocessors Based on the Data-Driven Multithreading Model"],"prefix":"10.1007","volume":"34","author":[{"given":"Pedro","family":"Trancoso","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paraskevas","family":"Evripidou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyriakos","family":"Stavrou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Costas","family":"Kyriacou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,6,24]]},"reference":[{"key":"16_CR1","unstructured":"D. Patterson, Research Accelerator for Multiprocessing (2005)."},{"key":"16_CR2","doi-asserted-by":"crossref","unstructured":"K. Olukotun, B. Nayfeh, L. Hammond, K. Wilson, and K. Chang, The Case for a Single Chip Multiprocessor, in Proc. of the 7th ASPLOS, pp. 2\u201311 (1996).","DOI":"10.1145\/237090.237140"},{"key":"16_CR3","unstructured":"C. Kyriacou, Data Driven Multithreading using Conventional Control Flow Microprocessors. Ph.D. Thesis, Dept. of Computer Science, University of Cyprus (2005)."},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"C. Kyriacou, S. Evripidou, and P. Trancoso, Data Driven Multithreading Using Conventional Microprocessors. IEEE Transactions on Parallel and Distibuted Systems (in press, 2006).","DOI":"10.1109\/TPDS.2006.136"},{"key":"16_CR5","doi-asserted-by":"crossref","first-page":"1197","DOI":"10.1016\/S0167-8191(01)00083-7","volume":"27","author":"P. Evripidou","year":"2001","unstructured":"Evripidou P. (2001). D3-machine: A Decoupled Data-Driven Multithreaded Architecture with Variable Resolution Support. Parallel Computing 27: 1197\u20131225","journal-title":"Parallel Computing"},{"key":"16_CR6","unstructured":"P. Evripidou, and Gaudiot, J.L., A Decoupled Graph\/Computation Data-Driven Architecture with Variable-Resolution Actors, in Proc. of the 1990 International Conference on Parallel Processing (ICPP), pp. 405\u2013414 (1990)."},{"key":"16_CR7","unstructured":"K. Stavrou, P. Evripidou, and P. Trancoso, DDM-CMP: Data-Driven Multithreading on a Chip Multiprocessor. Proceedings of the 5th International Workshop on Embedded Computer Systems: Architecture, MOdeling, and Simulation (SAMOS-V), pp. 364\u2013373 (2005)."},{"key":"16_CR8","unstructured":"C. Kyriacou, P. Evripidou, and P. Trancoso, Cacheflow: A Short-Term Optimal Cache Management Policy for Data Driven Multithreading, in EuroPar-04, pp. 561\u2013570 (2004)."},{"key":"16_CR9","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MM.2005.35","volume":"25","author":"P. Kongetira","year":"2005","unstructured":"Kongetira P., Aingaran K., Olukotun K. (2005). Niagara: A 32-Way Multithreaded Sparc Processor. IEEE Micro 25: 21\u201329","journal-title":"IEEE Micro"},{"key":"16_CR10","unstructured":"Server, T. B., CPU Types. http:\/\/balusc.xs4all.nl\/ned\/har-cpu.html (2005)."},{"key":"16_CR11","unstructured":"I. Gavrichenkov, AMD Athlon 64 \u00a0\u00d7\u00a0 2 4800\u00a0+\u00a0 Dual-Core Processor Review. http:\/\/www. xbitlabs.com\/articles\/cpu\/display\/athlon64-x2.html (2005)."},{"key":"16_CR12","unstructured":"K. Stavrou, and P. Trancoso, Thermal-Aware Scheduling for Chip Multiprocessors. Technical Report TR 05-16, Department of Coumputer Science, University of Cyprus (2005)."},{"key":"16_CR13","doi-asserted-by":"crossref","unstructured":"K. Stavrou, and P. Trancoso, TSIC: Thermal Scheduling Simulator for Chip Multiprocessors, in Proceedings of the 10th Panhellenic Conference on Informatics (PCI 2005), (2005).","DOI":"10.1007\/11573036_56"},{"key":"16_CR14","unstructured":"M. Nikitovic, and M. Brorsson, A Low Power Strategy for Future Mobile Terminals, in Proceedings of the Design, Automation and Test in Europe Conference (DATE\u201904), (2004)."},{"key":"16_CR15","first-page":"1015","volume":"6","author":"P. Evripidou","year":"2000","unstructured":"Evripidou P., Kyriacou C. (2000). Data Driven Network of Workstations (D2NOW). Journal of UCS 6: 1015\u20131033","journal-title":"Journal of UCS"},{"key":"16_CR16","unstructured":"Intel: Intel Microprocessor Quick Reference Guide. (http:\/\/www.intel.com\/pressroom\/kits\/quickreffam.htm)."},{"key":"16_CR17","doi-asserted-by":"crossref","unstructured":"D. Burger, and Austin, T.M., The Simplescalar Tool Set Version 2. Technical Report TR-1342, University of Wisconsin-Madison (1997).","DOI":"10.1145\/268806.268810"},{"key":"16_CR18","unstructured":"S. Woo et al., The SPLASH-2 Programs: Characterization and Methodological Considerations, in Proc. of the 22nd Annual International Symposium on Computer Architecture (ISCA), pp. 24\u201336 (1995)."},{"key":"16_CR19","first-page":"4","volume":"6","author":"D. Marr","year":"2002","unstructured":"Marr D., Binns F., Hill D., Hinton G., Koufaty D., Miller J., Upton M. (2002). Hyper-Threading Technology Architecture and Microarchitecture. Intel Technology Journal 6: 4\u201315","journal-title":"Intel Technology Journal"},{"key":"16_CR20","doi-asserted-by":"crossref","unstructured":"D. Tullsen, S. Eggers, and H. Levy, Simultaneous Multithreading: Maximizing On-Chip Parallelism, in Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 392\u2013403 (1995).","DOI":"10.1145\/223982.224449"},{"key":"16_CR21","unstructured":"D. Brooks, V. Tiwari, and M. Martonosi, Wattch: A Framework for Architectural-Level Power Analysis and Optimizations, in Proceedings of the 27th Annual International Symposium on Computer Architecture, (2005)."},{"key":"16_CR22","unstructured":"S. Woo et al., The SPLASH-2 Programs: Characterization and Methodological Considerations, in Proc. of 22nd ISCA, pp. 24\u201336 (1995)."},{"key":"16_CR23","unstructured":"PCL, The Performance Counter Library Version 2.2 (2003)."},{"key":"16_CR24","unstructured":"C. Kyriacou, P. Evripidou, and P. Trancoso, Data Driven Multithreading Using Conventional Microprocessors. Technical Report TR-05-4, University of Cyprus (2005)."},{"key":"16_CR25","unstructured":"I. Corp., Intel XScale Technology Overview. http:\/\/www.intel.com\/design\/intelxscale\/ (2005)."},{"key":"16_CR26","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/MC.2004.65","volume":"37","author":"D. Burger","year":"2004","unstructured":"Burger et al. D. (2004). Scaling to the End of Silicon with EDGE Architectures. IEEE Computer 37: 44\u201355","journal-title":"IEEE Computer"},{"key":"16_CR27","doi-asserted-by":"crossref","unstructured":"Papadopoulos G., and D. Culler, Monsoon: An Explicid Token Store Architecture, in Proc. of the 17th Annual International Symposium on Computer Architecture (ISCA), 82\u201391 (1990).","DOI":"10.1109\/ISCA.1990.134511"},{"key":"16_CR28","doi-asserted-by":"crossref","unstructured":"G. Papadopoulos, and K. Traub, Multithreading: A Revisionist View of Dataflow Architectures, in Proc. of the 18th Annual International Symposium on Computer Architecture (ISCA), 342\u2013351 (1991).","DOI":"10.1145\/115952.115986"},{"key":"16_CR29","doi-asserted-by":"crossref","first-page":"834","DOI":"10.1109\/TC.2001.947011","volume":"50","author":"K. Kavi","year":"2001","unstructured":"Kavi K., Giorgi R., Arul J. (2001). Scheduled Dataflow: Execution Paradigm, Architecure, and Performance Evaluation. IEEE Transactions on Computers 50: 834\u2013846","journal-title":"IEEE Transactions on Computers"},{"key":"16_CR30","unstructured":"B. Ang, Arvind, and D. Chiou, StarT the Next Generation: Integrating Global Caches and Dataflow Architecture, in Proceedings of the International Conference on Computer Systems and Education, IISc, (1994)."},{"key":"16_CR31","unstructured":"B. Ang, D. Chiou, D. Rosenband, M. Ehrlich, L. Rudolph, and Arvind, The StarT-Voyager: A Flexible Platform for Exploring Scalable SMP Issues, in Proc. of SuperComputing 98, (1998)."},{"key":"16_CR32","unstructured":"B. Ang, D. Chiou, L. Rudolph, and Arvind, The StarT-Voyager Parallel System, in Proc. of the International Conference on Parallel Architectures and Compilation Techniques (PACT98), (1998)."},{"key":"16_CR33","unstructured":"H. Hum et al., A Design Study of the EARTH Multiprocessor, in Proc. of the International Conference on Parallel Architectures and Compilation Techniques (PACT95), pp. 59\u201368 (1995)."},{"key":"16_CR34","first-page":"347","volume":"18","author":"D. Culler","year":"1993","unstructured":"Culler et al. D. (1993). TAM: A Compiler Controlled Threaded Abstract Machine. JPDC 18: 347\u2013370","journal-title":"JPDC"},{"key":"16_CR35","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/40.848474","volume":"20","author":"L. Hammond","year":"2000","unstructured":"Hammond et al. L. (2000). The Stanford Hydra CMP. IEEE Micro 20: 71\u201384","journal-title":"IEEE Micro"},{"key":"16_CR36","doi-asserted-by":"crossref","unstructured":"L. Barroso et al., Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing, in Proc. of the 27th ISCA, pp. 282\u2013293 (2000).","DOI":"10.1145\/339647.339696"},{"key":"16_CR37","doi-asserted-by":"crossref","unstructured":"M. Taylor et al., Evaluation of the Raw Microprocessor: An Exposed Wire Delay Architecture for ILP and Streams, in Proc. of the 31st ISCA, pp. 2\u201313 (2004).","DOI":"10.1145\/1028176.1006733"},{"key":"16_CR38","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/MM.2004.1289290","volume":"24","author":"R. Kalla","year":"2004","unstructured":"Kalla R., Sinharoy B., Tendler M. (2004). IBM POWER5 Chip: A Dual-Core Multithreaded Processor. IEEE Micro 24: 40\u201347","journal-title":"IEEE Micro"},{"key":"16_CR39","doi-asserted-by":"crossref","unstructured":"P. Kongetira, A 32-Way Multithreaded SPARC Processor, in Proc. of Hot Chips 2004, (2004).","DOI":"10.1109\/MM.2005.35"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-006-0016-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-006-0016-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-006-0016-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T19:59:24Z","timestamp":1559246364000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-006-0016-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,6]]},"references-count":39,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2006,6]]}},"alternative-id":["16"],"URL":"https:\/\/doi.org\/10.1007\/s10766-006-0016-z","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006,6]]}}}