{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,13]],"date-time":"2025-01-13T13:10:03Z","timestamp":1736773803854,"version":"3.32.0"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2007,2,3]],"date-time":"2007-02-03T00:00:00Z","timestamp":1170460800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2007,2,3]],"date-time":"2007-02-03T00:00:00Z","timestamp":1170460800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2007,4]]},"DOI":"10.1007\/s10766-006-0030-1","type":"journal-article","created":{"date-parts":[[2007,2,4]],"date-time":"2007-02-04T01:27:52Z","timestamp":1170552472000},"page":"157-177","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Dynamic Tag Reduction for Low-Power Caches in Embedded Systems with Virtual Memory"],"prefix":"10.1007","volume":"35","author":[{"given":"Peter","family":"Petrov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Orailoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,2,3]]},"reference":[{"key":"30_CR1","unstructured":"J. Montanaro et\u00a0al., A 160Mhz, 32b 0.5W CMOS RISC Microprocessor, in Proceedings of the IEEE ISCC, pp. 214\u2013229, IEEE (1996)."},{"key":"30_CR2","doi-asserted-by":"crossref","unstructured":"P. Petrov and A. Orailoglu, Power Efficient Embedded Processor IP\u2019s through Application-Specific Tag Compression in Data Caches, in Proceedings of the DATE, pp. 1065\u20131071 (2002).","DOI":"10.1109\/DATE.2002.998434"},{"issue":"7","key":"30_CR3","doi-asserted-by":"publisher","first-page":"1031","DOI":"10.1109\/TCAD.2004.829823","volume":"23","author":"P. Petrov","year":"2004","unstructured":"Petrov P., Orailoglu A., (2004). Tag Compression for Low-Power in Dynamically Customizable Embedded Processors. IEEE Trans. Comput. Aided Des. Integrated Circuits Sys. 23(7):1031\u20131047","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circuits Sys."},{"issue":"5","key":"30_CR4","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/6.842131","volume":"37","author":"L. Geppert","year":"2000","unstructured":"Geppert L., Perry T., (2000). Transmeta\u2019s Magic Show. IEEE Spect. 37(5): 26\u201333","journal-title":"IEEE Spect."},{"key":"30_CR5","volume-title":"ARM System-on-Chip Architecture","author":"S.B. Furber","year":"2000","unstructured":"Furber S.B., (2000). ARM System-on-Chip Architecture. Addison-Wesley Publishing Co, Boston, MA"},{"key":"30_CR6","doi-asserted-by":"crossref","unstructured":"Y. Zhang, J. Lach, K. Skadron, and M. R. Stan, Odd\/Even Bus Invert with Two-Phase Transfer for Busses with Coupling, in Proc. of the International Symposium on Low Power Electronics and Design, pp. 754\u2013757, IEEE (2002).","DOI":"10.1109\/LPE.2002.146715"},{"key":"30_CR7","doi-asserted-by":"crossref","unstructured":"L. Benini, A. Macii, E. Macii, and M. Poncino, Synthesis of Application-Specific Memories for Power Optimization in Embedded Systems, in Proc. of the 37th Design Automation Conference, pp. 300\u2013303, IEEE (2000).","DOI":"10.1145\/337292.337424"},{"key":"30_CR8","doi-asserted-by":"crossref","unstructured":"M. Ekman, F. Dahlgren, and P. Stenstrom, TLB and Snoop Energy-Reduction Using Virtual Caches in Low-Power Chip-Microprocessors, in Proc. of the International Symposium on Low Power Electronics and Design (ISLPED), pp. 243\u2013246, IEEE (2002).","DOI":"10.1109\/LPE.2002.146746"},{"key":"30_CR9","unstructured":"D. Chaver, L. Pinuel, M. Prineto, F. Tirado, and M. Huang, Branch Prediction on Demand: An Energy-Efficient Solution, in Proc. of the High-Performance Computer Architecture, pp. 25\u201327, IEEE (2003)."},{"key":"30_CR10","doi-asserted-by":"crossref","unstructured":"M. Kandemir, I. Kadayif, and G. Chen, Compiler-Directed Code Restructuring for Reducing Data TLB Energy, in Proc. of the International Conference on Hardware\/Software Codedesign and System Synthesis, CODES+ISSS, pp. 98\u2013103, IEEE (2004).","DOI":"10.1145\/1016720.1016747"},{"key":"30_CR11","doi-asserted-by":"crossref","unstructured":"B. Middha, M. Simpson, and R. Barua, MTSS: Multi Task Stack Sharing for Systems, in Proc. of the CASES \u201905: Proceedings of the 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp. 191\u2013201, New York, NY, USA (2005).","DOI":"10.1145\/1086297.1086323"},{"issue":"2","key":"30_CR12","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1109\/TCAD.2003.822123","volume":"23","author":"M. Kandemir","year":"2004","unstructured":"Kandemir M., Ramanujam J., Irwin M.J., Vijaykrishnan N., Kadayif I., Parikh A., (2004). A Compiler-Based Approach for Dynamically Managing Scratch-pad Memories in Embedded Systems. IEEE Trans. Comput.-Aided Des. Integrated Circuits Sys. 23(2): 243\u2013260","journal-title":"IEEE Trans. Comput.-Aided Des. Integrated Circuits Sys."},{"key":"30_CR13","doi-asserted-by":"crossref","unstructured":"G. Varatkar, and R. Marculescu, Communication-Aware Task Scheduling and Voltage Selection for Total Systems Energy Minimization, in ICCAD \u201903: Proceedings of the 2003 IEEE\/ACM International Conference on Computer-Aided Design, p. 510, IEEE Computer Society, Washington, DC, USA (2003).","DOI":"10.1109\/ICCAD.2003.159732"},{"key":"30_CR14","doi-asserted-by":"crossref","unstructured":"W. Yuan and K. Nahrstedt, Energy-Efficient Soft Real-Time CPU Scheduling for Mobile Multimedia systems, in SOSP \u201903: Proceedings of the Nineteenth ACM Symposium on Operating Systems Principles, pp. 149\u2013163, ACM Press, New York, NY, USA (2003).","DOI":"10.1145\/945445.945460"},{"issue":"1","key":"30_CR15","first-page":"119","volume":"7","author":"J. Edmondson","year":"1995","unstructured":"Edmondson J. et\u00a0al., (1995). Internal Organization of the Alpha 21164, a 300\u00a0MHz 64-bit Quad-Issue CMOS RISC Microprocessor, Digi. Tech. J. 7(1):119\u2013135","journal-title":"Digi. Tech. J."},{"key":"30_CR16","doi-asserted-by":"crossref","unstructured":"A. Hasegawa et\u00a0al., Sh3: High Code Density, Low Power, in Proc. of the IEEE Micro, pp. 11\u201319, IEEE (1995).","DOI":"10.1109\/40.476254"},{"key":"30_CR17","doi-asserted-by":"crossref","unstructured":"R.E. Kessler, R. Joss, A. Lebeck, and M.D. Hill, Inexpensive Implementations Of Set-Associativity, in Proc. of the 16th ISCA, pp. 131\u2013139, IEEE (1989).","DOI":"10.1145\/74926.74941"},{"key":"30_CR18","doi-asserted-by":"crossref","unstructured":"K. Inoue, T. Ishihara, and K. Murakami, Way-Predicting Set-Associative Cache for High-Performance and Low Energy Consumption, in Proc. of the ISLPED, pp. 273\u2013275, IEEE (1999).","DOI":"10.1145\/313817.313948"},{"key":"30_CR19","unstructured":"D. H. Albonesi, Selective Cache Ways: On-Demand Cache Resource Allocation, in Proc. of the 32nd MICRO, pp. 248\u2013259, IEEE (1999)."},{"issue":"5","key":"30_CR20","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/40.621215","volume":"17","author":"M. Cekleov","year":"1997","unstructured":"Cekleov M., Dubois M., (1997). Virtual-Address Caches Part 1: Problems and Solutions in Uniprocessors. IEEE Micro 17(5):64\u201371","journal-title":"IEEE Micro"},{"key":"30_CR21","unstructured":"J. Kim, S. Min, S. Jeon, B. Ahn, D. Jeong, and C. Kim, U-cache: A Cost-Effective Solution to Synonym Problem, in Proc. of the HPCA, pp. 243\u2013252, IEEE (1995)."},{"issue":"1","key":"30_CR22","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/40.755465","volume":"19","author":"R. Kessler","year":"1999","unstructured":"Kessler R., (1999). The Alpha 21264 Microprocessor. IEEE Micro 19(1):24\u201336","journal-title":"IEEE Micro"},{"issue":"1","key":"30_CR23","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1145\/1124713.1124715","volume":"11","author":"T. Givargis","year":"2006","unstructured":"Givargis T., (2006). Zero Cost Indexing for Improved Embedded Processor Cache Performance. ACM Trans. Des. Autom. Electron. Sys. (TODAES) 11(1):3\u201325","journal-title":"ACM Trans. Des. Autom. Electron. Sys. (TODAES)"},{"key":"30_CR24","doi-asserted-by":"crossref","unstructured":"N. Bellas, I. Hajj, and C. Polychronopoulos, A Detailed, Transistor-Level Energy Model for SRAM-Based Caches, in Proc. of the ISCAS, pp. 198\u2013201, IEEE (1999).","DOI":"10.1109\/ISCAS.1999.780129"},{"issue":"2","key":"30_CR25","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin T., Larson E., Ernst D., (2002). SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Comput. 35(2):59\u201367","journal-title":"IEEE Comput."},{"key":"30_CR26","unstructured":"C. Lee, M. Potkonjak, and W. H. Mangione-Smith, MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems, in Proc. of the 30th MICRO, pp. 330\u2013335, IEEE (1997)."},{"key":"30_CR27","unstructured":"E. Witchel, and K. Asanovic, The Span Cache: Software Controlled Tag Checks and Cache Line Size, in Proc. of the Workshop on Complexity-Effective Design, 28th ISCA, IEEE (2001)."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-006-0030-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10766-006-0030-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-006-0030-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-006-0030-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,13]],"date-time":"2025-01-13T12:03:45Z","timestamp":1736769825000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10766-006-0030-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,2,3]]},"references-count":27,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2007,4]]}},"alternative-id":["30"],"URL":"https:\/\/doi.org\/10.1007\/s10766-006-0030-1","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2007,2,3]]},"assertion":[{"value":"3 February 2007","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}