{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T05:37:17Z","timestamp":1737005837252,"version":"3.33.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,4,13]],"date-time":"2007-04-13T00:00:00Z","timestamp":1176422400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1007\/s10766-007-0040-7","type":"journal-article","created":{"date-parts":[[2007,4,18]],"date-time":"2007-04-18T13:28:08Z","timestamp":1176902888000},"page":"140-162","source":"Crossref","is-referenced-by-count":10,"title":["Architectural Exploration of Heterogeneous Multiprocessor Systems for JPEG"],"prefix":"10.1007","volume":"36","author":[{"given":"Seng Lin","family":"Shee","sequence":"first","affiliation":[]},{"given":"Andrea","family":"Erdos","sequence":"additional","affiliation":[]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,4,13]]},"reference":[{"issue":"11","key":"40_CR1","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/MC.2005.379","volume":"38","author":"R. Kumar","year":"2005","unstructured":"Kumar R., Tullsen D.M., Jouppi N.P., Ranganathan P. (2005). Heterogeneous Chip Multiprocessors. Computer 38(11):32\u201338","journal-title":"Computer"},{"key":"40_CR2","doi-asserted-by":"crossref","unstructured":"D. Pham et\u00a0al., The Design and Implementation of a First-generation Cell Processor, in Proc. of the ISSCC 2005, IEEE CS Press, pp. 184\u2013186 (2005).","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"40_CR3","unstructured":"T. D. Braun, H. J. Siegel, and A. A. Maciejewski, Heterogeneous computing: Goals, Methods, and Open Problems, in Proc. of the HiPC 2001, Hyderabad, India, Springer, Berlin, Vol. 2228, pp. 302\u2013320 (2001)."},{"key":"40_CR4","unstructured":"J. Axelsson, A Case Study in Heterogeneous Implementation of Automotive Real-Time Systems, in Proc. of the CODES\u201998, Seattle (1998)."},{"issue":"11","key":"40_CR5","doi-asserted-by":"crossref","first-page":"1722","DOI":"10.1109\/4.881220","volume":"35","author":"M.T.J. Strik","year":"2000","unstructured":"Strik M.T.J., Timmer A.H., van Meerbergen J.L., van Rootselaar G.-J. (2000). Heterogeneous Multiprocessor for the Management of Real-time Video and Graphics Streams. IEEE J. Solid-State Circuits 35(11):1722\u20131731","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"40_CR6","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1109\/41.633481","volume":"44","author":"N. Zhang","year":"1997","unstructured":"Zhang N., Wu C.-H. (1997). Study on Adaptive Job Assignment for Multiprocessor Implementation of MPEG2 Video Encoding. IEEE Trans. Ind. Electron. 44(5):726\u2013734","journal-title":"IEEE Trans. Ind. Electron."},{"key":"40_CR7","doi-asserted-by":"crossref","unstructured":"A. Beri\u0107, Ramanathan Sethuraman, Carlos Alba Pinto, Harm Peters, Gerard Veldman, Peter van de Haar, and Marc Duranton, Heterogeneous Multiprocessor for High Definition Video, in Proc of the ICCE\u201906, pp. 401\u2013402 (2006).","DOI":"10.1109\/ICCE.2006.1598480"},{"key":"40_CR8","doi-asserted-by":"crossref","unstructured":"S. Gopalakrishnan and M. Caccamo, Task Partitioning with Replication upon Heterogeneous Multiprocessor Systems, in Proc of the RTAS\u201906, pp. 199\u2013207 (2006).","DOI":"10.1109\/RTAS.2006.43"},{"key":"40_CR9","doi-asserted-by":"crossref","unstructured":"S. Baruah, Task Partitioning upon Heterogeneous Multiprocessor Platforms, in Proc of the RTAS\u201904, pp. 536\u2013543 (2004).","DOI":"10.1109\/RTTAS.2004.1317301"},{"key":"40_CR10","unstructured":"M. Kim, D. Kim, and G.E. Sobelman, MPEG-4 Performance Analysis for a CDMA Network-on-chip, in Proc of the 2005 International Conference on Communications, Circuits and Systems, 2005, pp. 493\u2013496 (2005)."},{"issue":"1","key":"40_CR11","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1049\/ip-cdt:20045058","volume":"152","author":"A. Wieferink","year":"2005","unstructured":"Wieferink A., Doerper M., Leupers R., Ascheid G., Meyr H., Kogel T., Braun G., Nohl A. (2005). System Level Processor\/Communication Co-exploration Methodology for Multiprocessor System-on-Chip Platforms. Comput. Digit. Tech. IEE Proc. 152(1):3\u201311","journal-title":"Comput. Digit. Tech. IEE Proc."},{"key":"40_CR12","doi-asserted-by":"crossref","unstructured":"V. Stefan V. \u017divojnovi\u0107, S Pees, and H. Myer, LISA-machine Description Language and Generic Machine Model for HW\/SW Co-design, in Workshop on VLSI Signal Processing, pp. 127\u2013136 (1996).","DOI":"10.1109\/VLSISP.1996.558311"},{"key":"40_CR13","unstructured":"SystemC Initiative. (http:\/\/www.systemc.org)."},{"key":"40_CR14","doi-asserted-by":"crossref","unstructured":"K. S. Chatha and R. Vemuri, A Tool for Partitioning and Pipelined Scheduling of Hardware-Software Systems, in Proc. of the 11th International Symposium on System Synthesis, 1998, Hsinchu, pp. 145\u2013151 (1998).","DOI":"10.1109\/ISSS.1998.730616"},{"key":"40_CR15","unstructured":"J. Jeon and K. Choi, Loop Pipelining in Hardware-Software Partitioning, in Design Automation Conference 1998. Proceedings of the ASP-DAC \u201998. Asia and South Pacific, Yokohama, Japan, pp. 361\u2013366 (1998)."},{"key":"40_CR16","doi-asserted-by":"crossref","unstructured":"T. Kodaka, K. Kimura, and H. Kasahara, Multigrain Parallel Processing for JPEG Encoding on a Single Chip Multiprocessor, in Proc. of the IWIA\u201902, pp. 57\u201363 (2002).","DOI":"10.1109\/IWIA.2002.1035019"},{"issue":"6","key":"40_CR17","doi-asserted-by":"crossref","first-page":"1468","DOI":"10.1109\/78.388859","volume":"43","author":"S. Banerjee","year":"1995","unstructured":"Banerjee S., Hamada T., Chau P.M., Fellman R.D. (1995). Macro Pipelining Based Scheduling on High Performance Heterogeneous Multiprocessor Systems. IEEE Trans. Signal Process. 43(6):1468\u20131484","journal-title":"IEEE Trans. Signal Process."},{"key":"40_CR18","doi-asserted-by":"crossref","unstructured":"T. A. Giuma and K. W. Hart, Microcomputer Bus Architectures, in Southcon Conference, Orlando, FL, pp. 431\u2013437 (1996).","DOI":"10.1109\/SOUTHC.1996.535106"},{"key":"40_CR19","unstructured":"Independent JPEG Group. IJG (http:\/\/www.ijg.org)."},{"key":"40_CR20","unstructured":"Xtensa Processor. Tensilica Inc. (http:\/\/www.tensilica.com)."},{"issue":"2","key":"40_CR21","doi-asserted-by":"crossref","first-page":"216","DOI":"10.1109\/TCAD.2003.822133","volume":"23","author":"F. Sun","year":"2004","unstructured":"Sun F., Ravi S., Raghunathan A., Jha N.K. (2004). Custom-instruction synthesis for extensible-processor platforms. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(2):216\u2013228","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"40_CR22","unstructured":"Flix: Fast relief for performance-hungry embedded applications, Tensilica Inc. (http:\/\/www.tensilica.com\/pdf\/FLIX_White_Paper_v2.pdf) (2005)."},{"key":"40_CR23","unstructured":"K.-C. Huang and F.-J. Wang, Design Patterns for Parallel Computations of Master-Slave Model, in Proc. of the International Conference on Information, Communications and Signal Processing, Vol. 3, pp. 1508\u20131512 (1997)."},{"key":"40_CR24","unstructured":"T. G. Lewis and H. El-Rewini, Introduction to Parallel Computing, Prentice Hall, Englewood Cliffs, NJ (1992)."},{"key":"40_CR25","unstructured":"E. Hamilton, JPEG File Interchange Format. Technical report, C-Cube Microsystems, September 1 (1992)."},{"key":"40_CR26","unstructured":"J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 3rd Ed., Morgan Kaufmann Publishers, Los Atlos, CA (2003)."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-007-0040-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-007-0040-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-007-0040-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,15]],"date-time":"2025-01-15T20:48:03Z","timestamp":1736974083000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-007-0040-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,4,13]]},"references-count":26,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,2]]}},"alternative-id":["40"],"URL":"https:\/\/doi.org\/10.1007\/s10766-007-0040-7","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2007,4,13]]}}}