{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:10:02Z","timestamp":1737051002333,"version":"3.33.0"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2007,5,25]],"date-time":"2007-05-25T00:00:00Z","timestamp":1180051200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2007,9,28]]},"DOI":"10.1007\/s10766-007-0045-2","type":"journal-article","created":{"date-parts":[[2007,5,25]],"date-time":"2007-05-25T07:24:39Z","timestamp":1180077879000},"page":"507-527","source":"Crossref","is-referenced-by-count":1,"title":["Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures"],"prefix":"10.1007","volume":"35","author":[{"given":"Anup","family":"Gangwar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Balakrishnan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anshul","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,5,25]]},"reference":[{"key":"45_CR1","doi-asserted-by":"crossref","unstructured":"D. Stefanovic and M. Martonosi, Limits and Graph Structure of Available Instruction-Level Parallelism (research note). Lecture Notes in Computer Science, Vol. 1900, pp. 1018\u20131022 (2001).","DOI":"10.1007\/3-540-44520-X_144"},{"key":"45_CR2","doi-asserted-by":"crossref","unstructured":"A. Nicolau and J. A. Fisher, Using an Oracle to Measure Potential Parallelism in Single Instruction Stream Programs, 14th Annual Workshop on Microprogramming, pp. 171\u2013182 (1981).","DOI":"10.1145\/1014192.802448"},{"key":"45_CR3","doi-asserted-by":"crossref","unstructured":"K. Ebcioglu, E. Altman, S. Sathaye, and M. Gschwind, Optimizations and Oracle Parallelism with Dynamic Translation, Proceedings of the 32nd Annual International Symposium on Microarchitecture, pp. 284\u2013295. ACM Press (November 1999).","DOI":"10.1109\/MICRO.1999.809466"},{"key":"45_CR4","unstructured":"J. Fritts and W. Wolf, Evaluation of Static and Dynamic Scheduling for Media Processors. Second Workshop on Media Processors and DSPs in conjunction with 33rd Annual International Symposium on Microarchitecture, ACM Press (2000)."},{"key":"45_CR5","unstructured":"J. Huang and D. J. Lilja, Improving Instruction-Level Parallelism by Exploiting Global Value Locality, Technical Report HPPC-98-12, High-Performance Parallel Computing Research Group, Univ. of Minnesota (1998)."},{"key":"45_CR6","doi-asserted-by":"crossref","unstructured":"D. Talla, L. John, V. Lapinskii, and B. Evans. Evaluating Signal Processing and Multimedia Applications on SIMD, VLIW and Superscalar Architectures. International Conference on Computer Design (ICCD), pp. 163\u2013174 (September 2000).","DOI":"10.1109\/ICCD.2000.878283"},{"key":"45_CR7","doi-asserted-by":"crossref","unstructured":"Y. N. Patt, S. J. Patel, M. Evers, D. H. Friendly, and J. Stark, One Billion Transistors One Uniprocessor One Chip, IEEE Computer (1997).","DOI":"10.1109\/2.612249"},{"key":"45_CR8","unstructured":"H. Liao and A. Wolfe, Available Parallelism in Video Applications, Annual International Symposium on Microarchitecture, pp. 321\u2013329 (1997)."},{"key":"45_CR9","doi-asserted-by":"crossref","unstructured":"J. Fritts, Z. Wu, and W. Wolf, Parallel Media Processors for the Billion-Transistor Era. International Conference on Parallel Processing, pp. 354\u2013362 (1999).","DOI":"10.1109\/ICPP.1999.797422"},{"key":"45_CR10","doi-asserted-by":"crossref","unstructured":"D. Burger, J.R. Goodman, Billion-Transistor Architectures: There and Back Again, IEEE Comput., 37:22\u201328 (March 2004).","DOI":"10.1109\/MC.2004.1273999"},{"key":"45_CR11","unstructured":"P. Glaskowsky, MAP1000 unfolds at Equator, Microprocessor Report, 12(16) (December 1998)."},{"key":"45_CR12","unstructured":"P. Faraboschi, G. Brown, J. A. Fisher, G. Desoli, and F. (Mark Owen) Homewood. Lx: A Technology Platform for Customizable VLIW Embedded Processing, International Symposium on Computer Architecture (ISCA\u20192000), ACM Press (2000)."},{"key":"45_CR13","doi-asserted-by":"crossref","unstructured":"S. Rixner, W. J. Dally, B. Khailany, P. R. Mattson, U. J. Kapasi, and J. D. Owens. Register Organization for Media Processing, Proceedings of 6th International Symposium on High Performance Computer Architecture, pp. 375\u2013386 (May 2000).","DOI":"10.1109\/HPCA.2000.824366"},{"key":"45_CR14","unstructured":"A. Terechko, E. Le Thenaff, M. Garg, J. van Eijndhoven, and H. Corporaal, Inter-Cluster Communication Models for Clustered VLIW Processors. 9th International Symposium on High Performance Computer Architecture, Anaheim, California, pp. 298\u2013309 (February 2003)."},{"key":"45_CR15","unstructured":"A. Gangwar, M. Balakrishnan, and A. Kumar, Impact of Inter-cluster Communication Mechanisms on ILP in Clustered VLIW Architectures, Second Workshop on Application Specific Processors (WASP-2), in conjunction with 36th Annual International Symposium on Microarchitecture (December 2003)."},{"key":"45_CR16","doi-asserted-by":"crossref","unstructured":"E. Gibert, J. Sanchez, and A. Gonzalez, Flexible Compiler-Managed L0 Buffers for Clustered VLIW Processors, 36th Annual International Symposium on Microarchitecture, p. 315 (December 2003).","DOI":"10.1109\/MICRO.2003.1253205"},{"key":"45_CR17","unstructured":"J. Gaisler, LEON: A Sparc V8 Compliant Soft Uniprocessor Core, http:\/\/www.gaisler.com\/leon.html."},{"key":"45_CR18","doi-asserted-by":"crossref","unstructured":"J. H. Tseng and K. Asanovi, Banked Multiported Register Files for High-frequency Superscalar Microprocessors. International Symposium on Computer Architecture (ISCA-2003), pp. 62\u201371 (June 2003).","DOI":"10.1145\/871656.859627"},{"key":"45_CR19","doi-asserted-by":"crossref","unstructured":"J.-L. Cruz, A. Gonzalez, and M. Valero, Multiple-banked register file architectures, International Symposium on Computer Architecture (ISCA-2000) (2000).","DOI":"10.1145\/339647.339708"},{"key":"45_CR20","unstructured":"Trimaran Consortium, The Trimaran Compiler Infrastructure, http:\/\/www.trimaran.org (1998)."},{"key":"45_CR21","doi-asserted-by":"crossref","unstructured":"K. Kailas, K. Ebcioglu, and A. K. Agrawala, CARS: A New Code Generation Framework for Clustered ILP Processors. HPCA, pp. 133\u2013144 (2001).","DOI":"10.1109\/HPCA.2001.903258"},{"key":"45_CR22","unstructured":"E. Ozer, S. Banerjia, and T. M. Conte, Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures, International Symposium on Microarchitecture, pp. 308\u2013315 (1998)."},{"key":"45_CR23","doi-asserted-by":"crossref","unstructured":"V. Lapinskii, M. F. Jacome, and Gustavo de Veciana, High Quality Operation Binding for Clustered VLIW Datapaths. In IEEE\/ACM Design Automation Conference (DAC\u20192001) (June 2001).","DOI":"10.1145\/378239.379051"},{"key":"45_CR24","unstructured":"G. Desoli, Instruction Assignment for Clustered VLIW DSP Compilers: A New Approach, Technical Report HPL-98-13, Hewlett-Packard Laboratories (February 1998)."},{"key":"45_CR25","unstructured":"J. Sanchez and A. Gonzalez, Instruction Scheduling for Clustered VLIW Architectures. International Symposium on System Synthesis (ISSS\u20192000) (2000)."},{"key":"45_CR26","unstructured":"C. Lee, M. Potkonjak, and W. H. Mangione-Smith, Mediabench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems, International Symposium on Microarchitecture, pp. 330\u2013335 (1997)."},{"key":"45_CR27","unstructured":"J. Fritts and B. Mangione-Smith, MediaBench II \u2013 Technology, Status, and Cooperation. Workshop on Media and Stream Processors, Istanbul, Turkey (November 2002)."},{"key":"45_CR28","unstructured":"V. Zivojinovic, J. M. Velarde, C. Schlager, and H. Meyr, DSPStone \u2013 A DSP-Oriented Benchmarking Methodology, International Conference on Signal Processing Application Technology, Dallas, TX, pp. 715\u2013720 (October 1994)."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-007-0045-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-007-0045-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-007-0045-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T17:28:16Z","timestamp":1737048496000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-007-0045-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,5,25]]},"references-count":28,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2007,9,28]]}},"alternative-id":["45"],"URL":"https:\/\/doi.org\/10.1007\/s10766-007-0045-2","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2007,5,25]]}}}