{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T08:08:31Z","timestamp":1649146111487},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2008,1,24]],"date-time":"2008-01-24T00:00:00Z","timestamp":1201132800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1007\/s10766-007-0062-1","type":"journal-article","created":{"date-parts":[[2008,1,23]],"date-time":"2008-01-23T15:52:31Z","timestamp":1201103551000},"page":"184-205","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic Instruction Scheduling in a Trace-based Multi-threaded Architecture"],"prefix":"10.1007","volume":"36","author":[{"given":"Peter A.","family":"Rounce","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto F.","family":"De Souza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,1,24]]},"reference":[{"key":"62_CR1","doi-asserted-by":"crossref","unstructured":"Olukotun, K., Hammond, L.: The Future of Microprocessors. ACM Queue, pp. 27\u201334, September 2005","DOI":"10.1145\/1095408.1095418"},{"issue":"3","key":"62_CR2","doi-asserted-by":"crossref","first-page":"320","DOI":"10.1093\/comjnl\/45.3.320","volume":"45","author":"T. Ungerer","year":"2002","unstructured":"Ungerer T., Robic B. and Silc J. (2002). Multithreaded processors. Comput. J. 45(3): 320\u2013348","journal-title":"Comput. J."},{"key":"62_CR3","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/2.820037","volume":"33","author":"M. Schlansker","year":"2000","unstructured":"Schlansker M. and Rau B. (2000). EPIC: Explicitly parallel instruction processing. IEEE Computer 33: 37\u201345","journal-title":"IEEE Computer"},{"issue":"12","key":"62_CR4","doi-asserted-by":"crossref","first-page":"1132","DOI":"10.1109\/TPDS.2005.150","volume":"16","author":"E. Ozer","year":"2005","unstructured":"Ozer E. and Conte M. (2005). High-performance and low-cost dual-thread VLIW processor using weld architectural paradigm. IEEE Trans. Parallel Distribut. Syst. 16(12): 1132\u20131142","journal-title":"IEEE Trans. Parallel Distribut. Syst."},{"key":"62_CR5","doi-asserted-by":"crossref","unstructured":"\u00d6zer, E., Conte, T.M., Sharma, S.: Weld: a multithreading technique towards latency-tolerant VLIW processors. In: Proceedings of the 8th International Conference on High Performance Computing\u2013HiPC 2001, Lecture Notes in Computer Science 2228, pp. 192\u2013203, December 2001","DOI":"10.1007\/3-540-45307-5_17"},{"key":"62_CR6","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous multithreading: maximizing on-chip parallelism. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, Assoc. Comput. Mach., pp. 392\u2013403 (1995)","DOI":"10.1145\/223982.224449"},{"issue":"5","key":"62_CR7","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/40.621209","volume":"17","author":"S.J. Eggers","year":"1997","unstructured":"Eggers S.J., Emer J.S., Levy H.M., Lo J.L., Stamm R.L. and Tullsen D.M. (1997). Simultaneous multithreading: a platform for next-generation processors. IEEE Micro. 17(5): 12\u201319","journal-title":"IEEE Micro."},{"key":"62_CR8","doi-asserted-by":"crossref","unstructured":"Rau, B.R.: Dynamically scheduled VLIW processors. In: Proceedings of the 26th Annual International Symposium on Microarchitecture, pp. 80\u201392. Austin, Texas (1993)","DOI":"10.1109\/MICRO.1993.282744"},{"key":"62_CR9","doi-asserted-by":"crossref","unstructured":"Spadini, F., Fahs, B., Patel, S., Lumetta, S.S.: Improving quasi-dynamic schedules through region slip. In: Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization. ACM International Conference Proceeding Series, vol. 37, pp. 149\u2013158. San Francisco, California (2003)","DOI":"10.1109\/CGO.2003.1191541"},{"key":"62_CR10","doi-asserted-by":"crossref","unstructured":"Nair, R., Hopkins, M.E.: Exploiting instruction level parallelism in processors by caching scheduled groups. In: Proceedings of the 24th Annual International Symposium on Computer Architecture, pp. 13\u201325 (1997)","DOI":"10.1145\/264107.264125"},{"key":"62_CR11","doi-asserted-by":"crossref","unstructured":"De Souza, A.F., Rounce, P.A.: Dynamically trace scheduled VLIW architectures. In: Proceedings of the High-performance Computing and Networking 1998\u2013HPCN\u201998, Lecture Notes in Computer Science 1401, pp. 993\u2013995, April 1998","DOI":"10.1007\/BFb0037255"},{"key":"62_CR12","unstructured":"De Souza, A.F.: Integer performance evaluation of the dynamically trace scheduled VLIW architecture. Ph.D. thesis, Department of Computer Science, University College London, University of London (1999)"},{"issue":"12","key":"62_CR13","doi-asserted-by":"crossref","first-page":"1480","DOI":"10.1006\/jpdc.2000.1661","volume":"60","author":"A.F. De Souza","year":"2000","unstructured":"De Souza A.F. (2000). Dynamically scheduling VLIW instructions. J. Parallel Distribut. Comput. 60(12): 1480\u20131511","journal-title":"J. Parallel Distribut. Comput."},{"key":"62_CR14","unstructured":"De Souza, A.F.: Integer performance via block Compaction. In: Proceedings of the 13th Symposium on Computer Architecture and High Performance Computing, pp. 98\u2013105 (2001)"},{"key":"62_CR15","unstructured":"Santana, S.C., De Souza, A.F., Rounce, P.A.: A comparative analysis between EPIC static instruction scheduling and DTSVLIW dynamic instruction scheduling. In: Proceedings of the ICS 03 Workshop on Exploring the Trace Space for Dynamic Optimization Techniques, International Conference on Supercomputing, San Francisco, ACM SIGARCH, June 22\u201326, 2003"},{"key":"62_CR16","doi-asserted-by":"crossref","unstructured":"Rounce, P.A., De Souza, A.F.: The mDTSVLIW: a multi-threaded trace-based VLIW architecture, sbac-pad. In: 18th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD\u201906), pp. 63\u201372 (2006)","DOI":"10.1109\/SBAC-PAD.2006.28"},{"issue":"7","key":"62_CR17","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/MC.1984.1659185","volume":"17","author":"J.A. Fisher","year":"1984","unstructured":"Fisher J.A. (1984). The VLIW machine: a multiprocessor for compiling scientific code. IEEE Computer 17(7): 45\u201353","journal-title":"IEEE Computer"},{"key":"62_CR18","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1007\/BF01205185","volume":"7","author":"W.W. Hwu","year":"1993","unstructured":"Hwu W.W., Mahlke S.A., Chen W.Y., Chang P.P., Warter N.J., Bringmann R.A., Ouellette R.G., Hank R.E., Kiyohara T., Haab G.E., Holm J.G. and Lavery D.M. (1993). The superblock: an effective technique for VLIW and superscalar compilation. J. Supercomput. 7: 229\u2013248","journal-title":"J. Supercomput."},{"key":"62_CR19","unstructured":"Sun Microsystems: The Sparc Architecture Manual\u2014Version 7. Sun Microsystems, Inc. (1987)"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-007-0062-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-007-0062-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-007-0062-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T19:59:25Z","timestamp":1559246365000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-007-0062-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1,24]]},"references-count":19,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2008,4]]}},"alternative-id":["62"],"URL":"https:\/\/doi.org\/10.1007\/s10766-007-0062-1","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,1,24]]}}}