{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T00:58:33Z","timestamp":1672966713000},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2009,5,28]],"date-time":"2009-05-28T00:00:00Z","timestamp":1243468800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1007\/s10766-009-0105-x","type":"journal-article","created":{"date-parts":[[2009,5,27]],"date-time":"2009-05-27T02:53:38Z","timestamp":1243392818000},"page":"389-416","source":"Crossref","is-referenced-by-count":5,"title":["Design and Evaluation of a Carbon Nanotube-Based Programmable Architecture"],"prefix":"10.1007","volume":"37","author":[{"given":"Scott","family":"Chilstedt","sequence":"first","affiliation":[]},{"given":"Chen","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,5,28]]},"reference":[{"key":"105_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"Betz V., Rose J., Marquardt A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, New York, NY (1999)"},{"key":"105_CR2","doi-asserted-by":"crossref","unstructured":"Copen Goldstein, S., Budiu, M.: NanoFabrics: spatial computing using molecular electronics. In: Proceedings of the 28th Annual International Symposium on Computer Architecture, pp. 178\u2013189 (2001). doi: 10.1109\/ISCA.2001.937446","DOI":"10.1109\/ISCA.2001.937446"},{"issue":"2","key":"105_CR3","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1145\/1084748.1084750","volume":"1","author":"A. DeHon","year":"2005","unstructured":"DeHon A.: Nanowire-based programmable architectures. ACM JETC 1(2), 109\u2013162 (2005). doi: 10.1145\/1084748.1084750","journal-title":"ACM JETC"},{"key":"105_CR4","doi-asserted-by":"crossref","first-page":"881","DOI":"10.1088\/0957-4484\/15\/8\/003","volume":"15","author":"G. Snider","year":"2004","unstructured":"Snider G., Kuekes P., Williams R.S.: CMOS-like logic in defective nanoscale crossbars. Nanotechnology 15, 881\u2013891 (2004)","journal-title":"Nanotechnology"},{"key":"105_CR5","doi-asserted-by":"crossref","unstructured":"Gayasen, A., Vijaykrishnan, N., Irwin, M.J.: Exploring technology alternatives for nano-scale FPGA interconnects. In: DAC \u201905: Proceedings of the 42nd Annual Conference on Design Automation, Anaheim, CA, pp. 921\u2013926. ACM, New York (2005). http:\/\/doi.acm.org\/10.1145\/1065579.1065820","DOI":"10.1145\/1065579.1065820"},{"key":"105_CR6","doi-asserted-by":"crossref","unstructured":"Rad, R.M.P., Tehranipoor, M.: A new hybrid FPGA with nanoscale clusters and CMOS routing. In: DAC \u201906: Proceedings of the 43rd Annual Conference on Design Automation, San Francisco, CA, pp. 727\u2013730. ACM, New York (2006). http:\/\/doi.acm.org\/10.1145\/1146909.1147094","DOI":"10.1145\/1146909.1147094"},{"key":"105_CR7","doi-asserted-by":"crossref","first-page":"888","DOI":"10.1088\/0957-4484\/16\/6\/045","volume":"16","author":"D.B. Strukov","year":"2005","unstructured":"Strukov D.B., Likharev K.K.: CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnology 16, 888\u2013900 (2005)","journal-title":"Nanotechnology"},{"key":"105_CR8","doi-asserted-by":"crossref","unstructured":"Snider, G., Williams, S.: Nano\/CMOS architecture using a field-programmable nanowire interconnect. Nanotechnology 18 035204\u2013035215 (2007)","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"issue":"11","key":"105_CR9","doi-asserted-by":"crossref","first-page":"2489","DOI":"10.1109\/TCSI.2007.907844","volume":"54","author":"C. Dong","year":"2007","unstructured":"Dong C., Chen D., Haruehanroengra S., Wang W.: 3-D nFPGA: a reconfigurable architecture for 3-D CMOS\/nanomaterial hybrid digital circuits. IEEE Trans. Circuits Syst. I 54(11), 2489\u20132501 (2007)","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"5476","key":"105_CR10","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1126\/science.289.5476.94","volume":"289","author":"T. Rueckes","year":"2000","unstructured":"Rueckes T., Kim K., Joselevich E., Tseng G.Y., Cheung C., Lieber C.M.: Carbon nanotube-based nonvolatile random access memory for molecular computing. Science 289(5476), 94\u201397 (2000). doi: 10.1126\/science.289.5476.94","journal-title":"Science"},{"key":"105_CR11","doi-asserted-by":"crossref","unstructured":"Ward, J.W., Meinhold, M., Segal, B.M., Berg, J., Sen, R., Sivarajan, R., Brock, D.K., Rueckes, T.: A nonvolatile nanoelectromechanical memory element utilizing a fabric of carbon nanotubes. In: Non-Volatile Memory Technology Symposium, Nov. 2004, pp. 34\u201338 (2004)","DOI":"10.1109\/NVMT.2004.1380799"},{"key":"105_CR12","doi-asserted-by":"crossref","unstructured":"Smith, R.F., Rueckes, T., Konsek, S., Ward, J.W., Brock, D.K., Segal, B.M.: Carbon nanotube based memory development and testing. In: IEEE Aerospace Conference, March 2007, pp. 1\u20135 (2007). doi: 10.1109\/AERO.2007.353104","DOI":"10.1109\/AERO.2007.353104"},{"key":"105_CR13","doi-asserted-by":"crossref","unstructured":"Zhang, W., Jha, N.K., Shang, L.: NATURE: a hybrid nanotube\/CMOS dynamically reconfigurable architecture. In: 43rd ACM\/IEEE Design Automation Conference, pp. 711\u2013716 (2006). doi: 10.1109\/DAC.2006.229333","DOI":"10.1109\/DAC.2006.229333"},{"key":"105_CR14","unstructured":"Zhou, Y., Thekkel, S., Bhunia, S.: Low power FPGA design using hybrid CMOS-NEMS approach. In: ISLPED \u201907: Proceedings of the 2007 International Symposium on Low Power Electronics and Design, Portland, OR, pp. 14\u201319. ACM, New York (2007). http:\/\/doi.acm.org\/10.1145\/1283780.1283785"},{"key":"105_CR15","doi-asserted-by":"crossref","unstructured":"McEuen, P., Fuhrer, M., Park, H.: Single-Walled Carbon Nanotube Electronics. IEEE Trans. Nanotechnol. 1(1) 78\u201385 (2002)","DOI":"10.1109\/TNANO.2002.1005429"},{"issue":"4","key":"105_CR16","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1038\/nnano.2007.77","volume":"2","author":"S.J. Kang","year":"2007","unstructured":"Kang S.J. et\u00a0al.: High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes. Nat. Nanotechnol. 2(4), 230\u2013236 (2007)","journal-title":"Nat. Nanotechnol."},{"key":"105_CR17","doi-asserted-by":"crossref","unstructured":"Patil, N., Lin, A., Myers, E.R., Wong, H.-S.P., Mitra, S.: Integrated wafer-scale growth and transfer of directional carbon nanotubes and misaligned-carbon-nanotube-immune logic structures. In: Symposium on VLSI Technology, June 2008, pp. 205\u2013206 (2008). doi: 10.1109\/VLSIT.2008.4588619","DOI":"10.1109\/VLSIT.2008.4588619"},{"key":"105_CR18","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1007\/s12274-008-8012-9","volume":"1","author":"W. Zhou","year":"2008","unstructured":"Zhou W., Rutherglen C., Burke P.: Wafer scale synthesis of dense aligned arrays of single-walled carbon nanotubes. Nano Res. 1, 158\u2013165 (2008). doi: 10.1007\/s12274-008-8012-9","journal-title":"Nano Res."},{"key":"105_CR19","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1021\/nl035097c","volume":"4","author":"Y. Li","year":"2004","unstructured":"Li Y. et\u00a0al.: Preferential growth of semiconducting single-walled carbon nanotubes by a plasma enhanced CVD method. Nano Lett. 4, 317 (2004). doi: 10.1021\/nl035097c","journal-title":"Nano Lett."},{"issue":"1","key":"105_CR20","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1021\/nl0518369","volume":"6","author":"X. Liu","year":"2006","unstructured":"Liu X., Han S., Zhou C.: Novel nanotube-on-insulator (NOI) approach toward single-walled carbon nanotube devices. Nano Lett. 6(1), 34\u201339 (2006). doi: 10.1021\/nl0518369","journal-title":"Nano Lett."},{"key":"105_CR21","doi-asserted-by":"crossref","unstructured":"Deng, J., Patil, N., Ryu, K., Badmaev, A., Zhou, C., Mitra, S., Wong, H.-S.P.: Carbon nanotube transistor circuits: circuit-level performance benchmarking and design options for living with imperfections. In: IEEE International Solid-State Circuits Conference (ISSCC 2007), Digest of Technical Papers, Feb. 2007, pp. 70\u2013588 (2007). doi: 10.1109\/ISSCC.2007.373592","DOI":"10.1109\/ISSCC.2007.373592"},{"key":"105_CR22","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1145\/1167943.1167944","volume":"2","author":"Y. Massoud","year":"2006","unstructured":"Massoud Y., Nieuwoudt A.: Modeling and design challenges and solutions for carbon nanotube-based interconnect in future high performance integrated circuits. ACM J. Emerg. Technol. Comput. Syst. 2, 155\u2013196 (2006). doi: 10.1145\/1167943.1167944","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"issue":"8","key":"105_CR23","doi-asserted-by":"crossref","first-page":"1172","DOI":"10.1063\/1.1396632","volume":"79","author":"B.Q. Wei","year":"2001","unstructured":"Wei B.Q., Vajtai R., Ajayan P.M.: Reliability and current carrying capacity of carbon nanotubes. Appl. Phys. Lett. 79(8), 1172\u20131174 (2001). doi: 10.1063\/1.1396632","journal-title":"Appl. Phys. Lett."},{"key":"105_CR24","doi-asserted-by":"crossref","unstructured":"Srivastava, N., Banerjee, K.: Performance analysis of carbon nanotube interconnects for VLSI applications. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD-2005), Nov. 2005, pp. 383\u2013390 (2005). doi: 10.1109\/ICCAD.2005.1560098","DOI":"10.1109\/ICCAD.2005.1560098"},{"issue":"1","key":"105_CR25","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1109\/JSSC.2004.837244","volume":"40","author":"S. Kaeriyama","year":"2005","unstructured":"Kaeriyama S. et\u00a0al.: A nonvolatile programmable solid-electrolyte nanometer switch. IEEE J. Solid-State Circuits 40(1), 168\u2013176 (2005). doi: 10.1109\/JSSC.2004.837244","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"105_CR26","doi-asserted-by":"crossref","first-page":"288","DOI":"10.1109\/TVLSI.2004.824300","volume":"12","author":"E. Ahmed","year":"2004","unstructured":"Ahmed E., Rose J.: The effect of LUT and cluster size on deep-submicron FPGA performance and density. IEEE Trans. VLSI 12(3), 288\u2013298 (2004). doi: 10.1109\/TVLSI.2004.824300","journal-title":"IEEE Trans. VLSI"},{"issue":"11","key":"105_CR27","doi-asserted-by":"crossref","first-page":"3343","DOI":"10.1021\/nl071596s","volume":"7","author":"S.J. Kang","year":"2007","unstructured":"Kang S.J., Kocabas C., Kim H.S., Cao Q., Meitl M.A., Khang D.Y., Rogers J.A.: Printed multilayer superstructures of aligned single-walled carbon nanotubes for electronic applications. Nano Lett. 7(11), 3343\u20133348 (2007). doi: 10.1021\/nl071596s","journal-title":"Nano Lett."},{"key":"105_CR28","doi-asserted-by":"crossref","unstructured":"Pop, E.: The role of electrical and thermal contact resistance for Joule breakdown of single-wall carbon nanotube. Nanotechnology 19 295202\u2013295207 (2008)","DOI":"10.1088\/0957-4484\/19\/29\/295202"},{"key":"105_CR29","unstructured":"Boning, D.S., Nassif, S.: Models of process variations in device and interconnect. In: Design of High Performance Microprocessor Circuits. IEEE Press (2000)"},{"key":"105_CR30","unstructured":"International Technology Roadmap for Semiconductors: http:\/\/www.itrs.net\/"},{"key":"105_CR31","unstructured":"Sentovich, E.M., et\u00a0al.: SIS: A System for Sequential Circuit Synthesis. Dept. of Electrical Engineering and Computer Science. University of California, Berkeley, CA (1992)"},{"key":"105_CR32","doi-asserted-by":"crossref","unstructured":"Chen, D., Cong, J.: DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs. In: International Conference on Computer-Aided Design, pp. 752\u2013759. IEEE Computer Society, Los Alamitos (2004). http:\/\/doi.ieeecomputersociety.org\/10.1109\/ICCAD.2004.1382677","DOI":"10.1109\/ICCAD.2004.1382677"},{"key":"105_CR33","doi-asserted-by":"crossref","unstructured":"Lin, Y., Hutton, M., He, L.: Placement and timing for FPGAs considering variations. In: FPL \u201906: International Conference on Field Programmable Logic and Applications, Aug. 2006, pp. 1\u20137 (2006). doi: 10.1109\/FPL.2006.311192","DOI":"10.1109\/FPL.2006.311192"},{"key":"105_CR34","unstructured":"Sivaswamy, S., Bazargan, K.: Variation-aware routing for FPGAs. In: FPGA \u201907: Proceedings of the 2007 ACM\/SIGDA 15th International Symposium on Field Programmable Gate Arrays, Monterey, CA, pp. 71\u201379. ACM, New York (2007). http:\/\/doi.acm.org\/10.1145\/1216919.1216930"},{"key":"105_CR35","doi-asserted-by":"crossref","unstructured":"Visweswariah, C., Ravindran, K., Kalafala, K., Walker, S.G., Narayan, S.: First-order incremental block-based statistical timing analysis. In: DAC \u201904: Proceedings of the 41st Annual Conference on Design Automation, San Diego, CA, pp. 331\u2013336. ACM, New York (2004). http:\/\/doi.acm.org\/10.1145\/996566.996663","DOI":"10.1145\/996566.996663"},{"key":"105_CR36","unstructured":"Devgan, A., Kashyap, C.: Block-based static timing analysis with uncertainty. In: International Conference on Computer Aided Design (ICCAD-2003), Nov. 2003, pp. 607\u2013614 (2003). doi: 10.1109\/ICCAD.2003.1257873"},{"key":"105_CR37","doi-asserted-by":"crossref","unstructured":"Liou, J.-J., Cheng, K.-T., Kundu, S., Krstic, A.: Fast statistical timing analysis by probabilistic event propagation. In: DAC \u201901: Proceedings of the 38th Conference on Design Automation, Las Vegas, NV, pp. 661\u2013666. ACM, New York (2001). http:\/\/doi.acm.org\/10.1145\/378239.379043","DOI":"10.1145\/378239.379043"},{"key":"105_CR38","doi-asserted-by":"crossref","unstructured":"Lemieux, G., Lewis, D.: Design of Interconnection Networks for Programmable Logic. Kluwer Academic Publishers (2004)","DOI":"10.1007\/978-1-4757-4941-0"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-009-0105-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-009-0105-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-009-0105-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T19:59:26Z","timestamp":1559246366000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-009-0105-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,28]]},"references-count":38,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2009,8]]}},"alternative-id":["105"],"URL":"https:\/\/doi.org\/10.1007\/s10766-009-0105-x","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,5,28]]}}}