{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T01:33:42Z","timestamp":1761788022558},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2009,6,11]],"date-time":"2009-06-11T00:00:00Z","timestamp":1244678400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1007\/s10766-009-0108-7","type":"journal-article","created":{"date-parts":[[2009,6,10]],"date-time":"2009-06-10T11:23:42Z","timestamp":1244633022000},"page":"537-555","source":"Crossref","is-referenced-by-count":16,"title":["High-Performance Hardware of the Sliding-Window Method for Parallel Computation of Modular Exponentiations"],"prefix":"10.1007","volume":"37","author":[{"given":"Nadia","family":"Nedjah","sequence":"first","affiliation":[]},{"given":"Luiza","family":"de Macedo Mourelle","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,6,11]]},"reference":[{"key":"108_CR1","unstructured":"Ko\u00e7, \u00c7. K.: High-speed rsa Implementation. Technical Report. RSA Laboratories, Redwood City (1994)"},{"key":"108_CR2","volume-title":"The Art of Programming: Semi-numerical Algorithms, vol. 2","author":"D. Knuth","year":"1981","unstructured":"Knuth D.: The Art of Programming: Semi-numerical Algorithms, vol. 2, 2nd edn. Addison- Wesley, Reading (1981)","edition":"2"},{"issue":"1","key":"108_CR3","first-page":"60","volume":"E83-A","author":"N. Kunihiro","year":"2000","unstructured":"Kunihiro N., Yamamoto H.: New methods for generating short addition chain. IEICE Trans. E83-A(1), 60\u201367 (2000)","journal-title":"IEICE Trans."},{"key":"108_CR4","doi-asserted-by":"crossref","DOI":"10.1201\/9781439821916","volume-title":"Handbook of Applied Cryptography","author":"A. Menezes","year":"1996","unstructured":"Menezes A., Oorschot P.V., Vanstone S.: Handbook of Applied Cryptography. CRC Press, USA (1996)"},{"key":"108_CR5","doi-asserted-by":"crossref","first-page":"519","DOI":"10.1090\/S0025-5718-1985-0777282-X","volume":"44","author":"P.L. Montgomery","year":"1985","unstructured":"Montgomery P.L.: Modular multiplication without trial division. Math. Comput. 44, 519\u2013521 (1985)","journal-title":"Math. Comput."},{"key":"108_CR6","volume-title":"VHDL\u2014Analysis and Modeling of Digital Systems","author":"Z Navabi","year":"1998","unstructured":"Navabi Z: VHDL\u2014Analysis and Modeling of Digital Systems, 2nd edn. McGraw Hill, USA (1998)","edition":"2"},{"key":"108_CR7","doi-asserted-by":"crossref","unstructured":"Nedjah, N., Mourelle, L.M.: Four hardware implementations for the m-ary modular exponentiation. In: Proceedings of 3rd International Conference on Information Technology: New Generations, pp. 210\u2013215. IEEE Computer Society, Las Vegas (2006)","DOI":"10.1109\/ITNG.2006.65"},{"issue":"3","key":"108_CR8","first-page":"1","volume":"26","author":"N. Nedjah","year":"2006","unstructured":"Nedjah N., Mourelle L.M.: Hardware architecture for booth-barrett\u2019s modular multiplications. Int. J. Model. Simul. 26(3), 1\u20138 (2006)","journal-title":"Int. J. Model. Simul."},{"issue":"3","key":"108_CR9","doi-asserted-by":"crossref","first-page":"627","DOI":"10.1109\/TCSI.2005.858767","volume":"53","author":"N. Nedjah","year":"2006","unstructured":"Nedjah N., Mourelle L.M.: Three hardware architectures for the binary modular exponentiation: sequential, parallel and systolic. IEEE Trans. Circuits Syst. I: Fundam. Theory Appl. 53(3), 627\u2013633 (2006)","journal-title":"IEEE Trans. Circuits Syst. I: Fundam. Theory Appl."},{"key":"108_CR10","volume-title":"Co-design for System Acceleration: A Quantitative Approach","author":"N. Nedjah","year":"2007","unstructured":"Nedjah N., Mourelle L.M.: Co-design for System Acceleration: A Quantitative Approach. Springer (former Kluwer Academics), Netherlands (2007)"},{"issue":"1","key":"108_CR11","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1016\/j.vlsi.2005.12.010","volume":"40","author":"N. Nedjah","year":"2007","unstructured":"Nedjah N., Mourelle L.M.: Efficient and secure cryptographic systems based on addition chains: hardware design vs. software\/hardware co-design. Integration, the VLSI J. Elsevier 40(1), 36\u201344 (2007)","journal-title":"Integration, the VLSI J. Elsevier"},{"issue":"2\u20133","key":"108_CR12","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1016\/j.sysarc.2006.09.008","volume":"53","author":"N. Nedjah","year":"2007","unstructured":"Nedjah N., Mourelle L.M.: Fast hardware for modular exponentiation with efficient exponent pre-processing. J. Syst. Archit. 53(2\u20133), 99\u2013108 (2007)","journal-title":"J. Syst. Archit."},{"issue":"1","key":"108_CR13","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1504\/IJHPSA.2007.013290","volume":"1","author":"N. Nedjah","year":"2007","unstructured":"Nedjah N., Mourelle L.M.: Parallel computation of modular exponentiation for fast cryptography. Int. J. High Perform. Syst. Archit. 1(1), 44\u201349 (2007)","journal-title":"Int. J. High Perform. Syst. Archit."},{"key":"108_CR14","doi-asserted-by":"crossref","unstructured":"Nedjah, N., Mourelle, L.M., da Silva, R.: Efficient hardware for modular exponentiation using the sliding-window method. In: Proceedigs of 4th International Conference on Information Technology: New Generations, pp. 17\u201324. IEEE Computer Society, Las Vegas (2007)","DOI":"10.1109\/ITNG.2007.84"},{"key":"108_CR15","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1145\/359340.359342","volume":"21","author":"R. Rivest","year":"1978","unstructured":"Rivest R., Shamir A., Adleman L.: A method for obtaining digital signature and public-key cryptosystems. Commun. ACM 21, 120\u2013126 (1978)","journal-title":"Commun. ACM"},{"issue":"3","key":"108_CR16","doi-asserted-by":"crossref","first-page":"199","DOI":"10.1504\/IJHPSA.2008.021799","volume":"1","author":"R.M. Silva","year":"2008","unstructured":"Silva R.M., Nedjah N., Mourelle L.M.: Efficient hardware for modular exponentiation using the sliding-window method. Int. J. High Perform. Syst. Archit. 1(3), 199\u2013206 (2008)","journal-title":"Int. J. High Perform. Syst. Archit."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-009-0108-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-009-0108-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-009-0108-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T23:59:26Z","timestamp":1559260766000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-009-0108-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,11]]},"references-count":16,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2009,12]]}},"alternative-id":["108"],"URL":"https:\/\/doi.org\/10.1007\/s10766-009-0108-7","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,6,11]]}}}