{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,5]],"date-time":"2025-10-05T04:25:56Z","timestamp":1759638356462,"version":"3.37.1"},"reference-count":46,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1007\/s10766-009-0124-7","type":"journal-article","created":{"date-parts":[[2009,12,31]],"date-time":"2009-12-31T10:18:32Z","timestamp":1262254712000},"page":"185-202","source":"Crossref","is-referenced-by-count":24,"title":["Thread-Parallel Integrated Test Pattern Generator Utilizing Satisfiability Analysis"],"prefix":"10.1007","volume":"38","author":[{"given":"Alexander","family":"Czutro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilia","family":"Polian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew","family":"Lewis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Piet","family":"Engelke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhakar M.","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,1,1]]},"reference":[{"key":"124_CR1","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abramovici","year":"1990","unstructured":"Abramovici M., Breuer M.A., Friedman A.D.: Digital Systems Testing and Testable Design. Computer Science Press, New York (1990)"},{"key":"124_CR2","unstructured":"Aitken, R.C.: New defect behavior at 130\u00a0nm and beyond. In: European Test Symposium, pp. 279\u2013284 (2004)"},{"issue":"3","key":"124_CR3","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1109\/43.265676","volume":"13","author":"B. Ayari","year":"1994","unstructured":"Ayari B., Kaminska B.: A new dynamic test vector compaction for automatic test pattern generation. IEEE Trans. CAD 13(3), 353\u2013358 (1994)","journal-title":"IEEE Trans. CAD"},{"key":"124_CR4","doi-asserted-by":"crossref","unstructured":"Brglez, F., Bryan, D., Kozminski, K.: Combinational profiles of sequential benchmark circuits. In: International Symposium on Circuits and Systems, pp. 1929\u20131934 (1989)","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"124_CR5","unstructured":"Brglez, F., Fujiwara, H.: A neutral netlist of 10 combinational circuits and a target translator in fortran. In: International Symposium on Circuits and Systems, Special Sess. on ATPG and Fault Simulation, pp. 663\u2013698 (1985)"},{"key":"124_CR6","unstructured":"Cho, K.Y., Mitra, S., McCluskey, E.J.: Gate exhaustive testing. In: International Test Conference (2005)"},{"issue":"3","key":"124_CR7","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/54.867894","volume":"17","author":"F. Corno","year":"2000","unstructured":"Corno F., Sonza Reorda M., Squillero G.: RT-level ITC 99 benchmarks and first ATPG results. IEEE Des. Test Comput. 17(3), 44\u201353 (2000)","journal-title":"IEEE Des. Test Comput."},{"issue":"3","key":"124_CR8","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1145\/321033.321034","volume":"7","author":"M. Davis","year":"1960","unstructured":"Davis M., Putnam H.: A computing procedure for quantification theory. J. ACM 7(3), 201\u2013215 (1960)","journal-title":"J. ACM"},{"key":"124_CR9","doi-asserted-by":"crossref","unstructured":"Desineni, R., Dwarkanath, K.N., Blanton, R.D.: Universal test generation using fault tuples. In: International Test Conference, pp. 812\u2013819 (2000)","DOI":"10.1109\/TEST.2000.894283"},{"issue":"7","key":"124_CR10","doi-asserted-by":"crossref","first-page":"1329","DOI":"10.1109\/TCAD.2008.923107","volume":"27","author":"R. Drechsler","year":"2008","unstructured":"Drechsler R., Eggersgl\u00fc\u00df S., Fey G., Glowatz A., Hapke F., Schl\u00f6ffel J., Tille D.: On acceleration of SAT-based ATPG for industrial designs. IEEE Trans. CAD 27(7), 1329\u20131333 (2008)","journal-title":"IEEE Trans. CAD"},{"key":"124_CR11","doi-asserted-by":"crossref","unstructured":"Eggersgl\u00fc\u00df, S., Drechsler, R.: Improving test pattern compactness in SAT-based ATPG. In: Asian Test Symposium, pp. 445\u2013452 (2007)","DOI":"10.1109\/ATS.2007.14"},{"issue":"6","key":"124_CR12","doi-asserted-by":"crossref","first-page":"933","DOI":"10.1109\/TCAD.2004.828110","volume":"23","author":"A.H. El-Maleh","year":"2004","unstructured":"El-Maleh A.H., Al-Utaibi K.: An efficient test relaxation technique for synchronous sequential circuits. IEEE Trans. CAD 23(6), 933\u2013940 (2004)","journal-title":"IEEE Trans. CAD"},{"key":"124_CR13","doi-asserted-by":"crossref","unstructured":"Engelke, P., Braitling, B., Polian, I., Renovell, M., Becker, B.: SUPERB: simulator utilizing parallel evaluation of resistive bridges. In: Asian Test Symposium, pp. 433\u2013438 (2007)","DOI":"10.1109\/ATS.2007.71"},{"issue":"1","key":"124_CR14","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/s10836-006-6392-x","volume":"22","author":"P. Engelke","year":"2006","unstructured":"Engelke P., Polian I., Renovell M., Becker B.L: Automatic test pattern generation for resistive bridging faults. J. Electron. Test. Theory Appl. 22(1), 61\u201369 (2006)","journal-title":"J. Electron. Test. Theory Appl."},{"issue":"10","key":"124_CR15","doi-asserted-by":"crossref","first-page":"2181","DOI":"10.1109\/TCAD.2006.871626","volume":"25","author":"P. Engelke","year":"2006","unstructured":"Engelke P., Polian I., Renovell M., Becker B.: Simulating resistive bridging and stuck-at faults. IEEE Trans. CAD 25(10), 2181\u20132192 (2006)","journal-title":"IEEE Trans. CAD"},{"key":"124_CR16","doi-asserted-by":"crossref","unstructured":"Fey, G., Warode, T., Drechsler, R.: Reusing learned information in SAT-based ATPG. In: VLSI Design, IEEE Computer Society, pp. 69\u201376 (2007)","DOI":"10.1109\/VLSID.2007.137"},{"key":"124_CR17","unstructured":"Fujiwara, H.: FAN: A fanout-oriented test pattern generation algorithm. In: IEEE International Symposium on Circuits and Systems, pp. 671\u2013674 (1985)"},{"issue":"8","key":"124_CR18","doi-asserted-by":"crossref","first-page":"885","DOI":"10.1109\/43.57783","volume":"9","author":"H. Fujiwara","year":"1990","unstructured":"Fujiwara H., Inoue T.: Optimal granularity of test generation in a distributed system. IEEE Trans. CAD 9(8), 885\u2013892 (1990)","journal-title":"IEEE Trans. CAD"},{"issue":"12","key":"124_CR19","doi-asserted-by":"crossref","first-page":"1446","DOI":"10.1109\/TCAD.2002.804387","volume":"21","author":"E. Gizdarski","year":"2002","unstructured":"Gizdarski E., Fujiwara H.: SPIRIT: a highly robust combinational test generation algorithm. IEEE Trans. CAD 21(12), 1446\u20131458 (2002)","journal-title":"IEEE Trans. CAD"},{"key":"124_CR20","first-page":"215","volume":"30","author":"P. Goel","year":"1981","unstructured":"Goel P.: An implicit enumeration algorithm to generate tests for combinational logic circuits. IEEE Trans. CAD 30, 215\u2013222 (1981)","journal-title":"IEEE Trans. CAD"},{"key":"124_CR21","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1023\/A:1008355411566","volume":"15","author":"I. Hamzaoglu","year":"1999","unstructured":"Hamzaoglu I., Patel J.H.: New techniques for deterministic test pattern generation. J. Electron. Test. Theory Appl. 15, 63\u201373 (1999)","journal-title":"J. Electron. Test. Theory Appl."},{"issue":"8","key":"124_CR22","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1109\/43.856980","volume":"19","author":"I. Hamzaoglu","year":"2000","unstructured":"Hamzaoglu I., Patel J.H.: Test set compaction algorithms for combinational circuits. IEEE Trans. CAD 19(8), 957\u2013963 (2000)","journal-title":"IEEE Trans. CAD"},{"key":"124_CR23","doi-asserted-by":"crossref","unstructured":"Hillebrecht, S., Polian, I., Engelke, P., Becker, B., Keim, M., Cheng, W.-T.: Extraction, simulation and test generation for interconnect open defects based on enhanced aggressor-victim model. In: Internatinal Test Conference, pp 1\u201310 (2008)","DOI":"10.1109\/TEST.2008.4700642"},{"key":"124_CR24","doi-asserted-by":"crossref","unstructured":"Kajihara, S., Miyase, K.: On identifying don\u2019t care inputs of test patterns for combinational circuits. In: Internatinal Conference on CAD, pp. 364\u2013369 (2001)","DOI":"10.1109\/ICCAD.2001.968648"},{"issue":"12","key":"124_CR25","doi-asserted-by":"crossref","first-page":"1496","DOI":"10.1109\/43.476580","volume":"14","author":"S. Kajihara","year":"1995","unstructured":"Kajihara S., Pomeranz I., Kinoshita K., Reddy S.M.: Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits. IEEE Trans. CAD 14(12), 1496\u20131504 (1995)","journal-title":"IEEE Trans. CAD"},{"key":"124_CR26","volume-title":"Introduction to Formal Hardware Verification","author":"T. Kropf","year":"2000","unstructured":"Kropf T.: Introduction to Formal Hardware Verification. Springer, Berlin (2000)"},{"issue":"12","key":"124_CR27","doi-asserted-by":"crossref","first-page":"1909","DOI":"10.1109\/TCAD.2005.852670","volume":"24","author":"S. Kundu","year":"2005","unstructured":"Kundu S., Zachariah S.T., Chang Y.-S., Tirumurti C.: On modeling crosstalk faults. IEEE Trans. CAD 24(12), 1909\u20131915 (2005)","journal-title":"IEEE Trans. CAD"},{"key":"124_CR28","doi-asserted-by":"crossref","unstructured":"Larrabee, T.:. Efficient generation of test patterns using Boolean difference. In: Internatinal Test Conference, pp. 795\u2013801 (1989)","DOI":"10.1109\/TEST.1989.82368"},{"key":"124_CR29","doi-asserted-by":"crossref","unstructured":"Lewis, M., Schubert, T., Becker, B.: Multithreaded SAT solving. In: ASPDAC 2007, Yokohama, Japan, January 2007. 12th Asia and South Pacific Design Automation Conference (2007)","DOI":"10.1109\/ASPDAC.2007.358108"},{"issue":"3","key":"124_CR30","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1109\/MDT.2007.77","volume":"24","author":"I. Polian","year":"2007","unstructured":"Polian I., Czutro A., Kundu S., Becker B.: Power droop testing. IEEE Des. Test Comput. 24(3), 276\u2013284 (2007)","journal-title":"IEEE Des. Test Comput."},{"key":"124_CR31","doi-asserted-by":"crossref","unstructured":"Pomeranz, I., Reddy, L.N., Reddy, S.M.: COMPACTEST: a method to generate compact test sets for combinational circuits. In: Internatinal Test Conference, pp. 194\u2013203 (1991)","DOI":"10.1109\/TEST.1991.519510"},{"issue":"5","key":"124_CR32","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1109\/TCAD.2004.826558","volume":"23","author":"J. Rajski","year":"2004","unstructured":"Rajski J., Tyszer J., Kassab M., Mukherjee N.: Embedded deterministic test. IEEE Trans. CAD 23(5), 776\u2013792 (2004)","journal-title":"IEEE Trans. CAD"},{"key":"124_CR33","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1023\/A:1008336919671","volume":"14","author":"M. Renovell","year":"1999","unstructured":"Renovell M., Aza\u00efs F., Bertrand Y.: Detection of defects using fault model oriented test sequences. J. Electron. Test. Theory Appl. 14, 13\u201322 (1999)","journal-title":"J. Electron. Test. Theory Appl."},{"key":"124_CR34","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1147\/rd.104.0278","volume":"10","author":"J.P. Roth","year":"1966","unstructured":"Roth J.P.: Diagnosis of automata failures: a calculus and a method. IBM J. Res. Dev. 10, 278\u2013281 (1966)","journal-title":"IBM J. Res. Dev."},{"issue":"3","key":"124_CR35","doi-asserted-by":"crossref","first-page":"323","DOI":"10.1109\/12.754998","volume":"48","author":"E.M. Rudnick","year":"1999","unstructured":"Rudnick E.M., Patel J.H.: Efficient techniques for dynamic test sequence compaction. IEEE Trans. Comput. 48(3), 323\u2013330 (1999)","journal-title":"IEEE Trans. Comput."},{"key":"124_CR36","doi-asserted-by":"crossref","unstructured":"Sar-Dessai, V., Walker, D.M.H.: Resistive bridge fault modeling, simulation and test generation. In: Internatinal Test Conference, pp. 596\u2013605 (1999)","DOI":"10.1109\/TEST.1999.805784"},{"key":"124_CR37","doi-asserted-by":"crossref","unstructured":"Sato, Y., Yamazaki, I., Yamanaka, H., Ikeda, T., Takakura, M.: A persistent diagnostic technique for unstable defects. In: Internatinal Test Conference, pp. 242\u2013249 (2002)","DOI":"10.1109\/TEST.2002.1041766"},{"key":"124_CR38","doi-asserted-by":"crossref","first-page":"203","DOI":"10.3233\/SAT190068","volume":"6","author":"T. Schubert","year":"2009","unstructured":"Schubert T., Lewis M., Becker B.: PaMiraXT: Parallel SAT solving with threads and message passing. J. Satisfiability, Boolean Model. Comput. 6, 203\u2013222 (2009)","journal-title":"J. Satisfiability, Boolean Model. Comput."},{"key":"124_CR39","doi-asserted-by":"crossref","unstructured":"Shinogi, T., Kanbayashi, T., Yoshikawa, T., Tsuruoka, S., Hayashi, T.: Faulty resistance sectioning technique for resistive bridging fault ATPG systems. In: Asian Test Symposium, pp. 76\u201381 (2001)","DOI":"10.1109\/ATS.2001.990263"},{"key":"124_CR40","volume-title":"Reliable Computer Systems\u2014Design and Evaluation","author":"D.P. Siewiorek","year":"1992","unstructured":"Siewiorek D.P., Swarz R.S.: Reliable Computer Systems\u2014Design and Evaluation. Digital Press, Belford (1992)"},{"key":"124_CR41","unstructured":"Smith, G.L.: Model for delay faults based upon paths. In: International Test Conference, pp. 342\u2013349 (1985)"},{"key":"124_CR42","volume-title":"MPI: The Complete Reference","author":"M. Snir","year":"1996","unstructured":"Snir M., Otto S.W., Walker D.W., Dongarra J., Huss-Lederman S.: MPI: The Complete Reference. MIT Press, Cambridge (1996)"},{"issue":"9","key":"124_CR43","doi-asserted-by":"crossref","first-page":"1167","DOI":"10.1109\/43.536723","volume":"15","author":"P. Stephan","year":"1996","unstructured":"Stephan P., Brayton R., Sangiovanni-Vincentelli A.: Combinational test generation using satisfiability. IEEE Trans. CAD 15(9), 1167\u20131176 (1996)","journal-title":"IEEE Trans. CAD"},{"key":"124_CR44","doi-asserted-by":"crossref","unstructured":"Tafertshofer, P., Ganz, A.: SAT based ATPG using fast justification and propagation in the implication graph. In: Internatinal Conference on CAD, pp.139\u2013146 (1999)","DOI":"10.1109\/ICCAD.1999.810638"},{"key":"124_CR45","doi-asserted-by":"crossref","unstructured":"Wang, C., Reddy, S.M., Pomeranz, I., Lin, X., Rajski, J.: Conflict driven techniques for improving deterministic test pattern generation. In: Internatinal Conference on CAD (2002)","DOI":"10.1145\/774572.774585"},{"issue":"12","key":"124_CR46","doi-asserted-by":"crossref","first-page":"1368","DOI":"10.1109\/TVLSI.2006.887832","volume":"14","author":"M. Zhang","year":"2006","unstructured":"Zhang M., Mitra S., Mak T.M., Seifert N., Wang N.J., Shi Q., Kim K.S., Shanbhag N.R., Patel S.J.: Sequential element design with built-in soft error resilience. IEEE Trans. VLSI Syst. 14(12), 1368\u20131378 (2006)","journal-title":"IEEE Trans. VLSI Syst."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-009-0124-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-009-0124-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-009-0124-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T12:32:01Z","timestamp":1739709121000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-009-0124-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1,1]]},"references-count":46,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2010,6]]}},"alternative-id":["124"],"URL":"https:\/\/doi.org\/10.1007\/s10766-009-0124-7","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2010,1,1]]}}}