{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T14:39:46Z","timestamp":1648564786690},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2010,1,23]],"date-time":"2010-01-23T00:00:00Z","timestamp":1264204800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1007\/s10766-010-0128-3","type":"journal-article","created":{"date-parts":[[2010,1,21]],"date-time":"2010-01-21T23:29:46Z","timestamp":1264116586000},"page":"203-224","source":"Crossref","is-referenced-by-count":0,"title":["Improving Adaptability and Per-Core Performance of Many-Core Processors Through Reconfiguration"],"prefix":"10.1007","volume":"38","author":[{"given":"Tameesh","family":"Suri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aneesh","family":"Aggarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,1,23]]},"reference":[{"key":"128_CR1","doi-asserted-by":"crossref","unstructured":"Atasu, K. et\u00a0al.: Automatic application-specific and instruction-set extensions under microarchitectural constraints. DAC (2003)","DOI":"10.1145\/775832.775897"},{"key":"128_CR2","doi-asserted-by":"crossref","unstructured":"Athanas, P. et\u00a0al.: Processor reconfiguration through instruction-set metamorphosis. IEEE Computer, 26(3), (1995)","DOI":"10.1109\/2.204677"},{"key":"128_CR3","doi-asserted-by":"crossref","unstructured":"Bracy, A. et\u00a0al.: Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth. Proc. MICRO (2004)","DOI":"10.1109\/MICRO.2004.15"},{"key":"128_CR4","doi-asserted-by":"crossref","unstructured":"Bracy, A. et\u00a0al.: Serialization-Aware Mini-Graphs: Performance with Fewer Resources. Proc. MICRO (2006)","DOI":"10.1109\/MICRO.2006.45"},{"key":"128_CR5","doi-asserted-by":"crossref","unstructured":"Brisk, P. et\u00a0al.: Instruction generation and regularity extraction for reconfigurable processors. CASES (2002)","DOI":"10.1145\/581630.581672"},{"key":"128_CR6","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Computer Arch. News, June (1997)","DOI":"10.1145\/268806.268810"},{"issue":"4","key":"128_CR7","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/2.839323","volume":"33","author":"T. Callahan","year":"2000","unstructured":"Callahan T. et\u00a0al.: The garp architecture and c compiler. IEEE Comput. 33(4), 62\u201369 (2000)","journal-title":"IEEE Comput."},{"key":"128_CR8","doi-asserted-by":"crossref","unstructured":"Chou, Y. et\u00a0al.: Piperench implementation of the instruction path coprocessor. Proc. MICRO (2000)","DOI":"10.1145\/360128.360144"},{"key":"128_CR9","doi-asserted-by":"crossref","unstructured":"Clark, N. et\u00a0al.: An architecture framework for transparent instruction set customization in embedded processors. Proc. ISCA (2005)","DOI":"10.1109\/ISCA.2005.9"},{"key":"128_CR10","doi-asserted-by":"crossref","unstructured":"Clark, N. et\u00a0al.: Processor acceleration through automated instruction-set customization. Proc. MICRO (2003)","DOI":"10.1109\/MICRO.2003.1253189"},{"key":"128_CR11","doi-asserted-by":"crossref","unstructured":"Clark, N. et\u00a0al.: Application specific processing on a general purpose core via transparent instruction set customization. Proc. MICRO (2004)","DOI":"10.1109\/MICRO.2004.5"},{"key":"128_CR12","doi-asserted-by":"crossref","unstructured":"Corliss, M.L. et\u00a0al.: DISE: A programmable macro engine for customizing applications. Proc. ISCA (2003)","DOI":"10.1145\/859618.859660"},{"key":"128_CR13","doi-asserted-by":"crossref","unstructured":"Fahs, B. et\u00a0al.: Performance characterization of a hardware mechanism for dynamic optimization. Proc. MICRO (2001)","DOI":"10.1109\/MICRO.2001.991102"},{"key":"128_CR14","doi-asserted-by":"crossref","unstructured":"Goodwin, D., Petkov, D.: Automatic generation of application specific processors. CASES (2003)","DOI":"10.1145\/951710.951730"},{"key":"128_CR15","unstructured":"Guthaus, M.R. et\u00a0al.: MiBench: a free, commercially representative embedded benchmark suite. Work. Workload Characterization (2001)"},{"issue":"9","key":"128_CR16","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/2.612253","volume":"30","author":"L. Hammond","year":"1997","unstructured":"Hammond L. et\u00a0al.: A single-chip multiprocessor. IEEE Comput. 30(9), 79\u201385 (1997)","journal-title":"IEEE Comput."},{"key":"128_CR17","doi-asserted-by":"crossref","unstructured":"Hauck, S. et\u00a0al.: The chimaera reconfigurable functional unit. Proc. FCCM (1997)","DOI":"10.1109\/FPGA.1997.624608"},{"key":"128_CR18","doi-asserted-by":"crossref","unstructured":"Hsu, S.K. et\u00a0al.: An 8.3\u00a0GHz dual supply\/threshold optimized 32b integer ALU-register file loop in 90\u00a0nm CMOS. ISLPED (2005)","DOI":"10.1145\/1077603.1077630"},{"key":"128_CR19","unstructured":"Hu, S. et\u00a0al.: An approach for implementing efficient superscalar CISC processors. Proc. HPCA (2006)"},{"key":"128_CR20","unstructured":"Hu, S., Smith, J.: Using dynamic binary translation to fuse dependent instructions. Int. Symp. on CGO (2004)"},{"key":"128_CR21","unstructured":"Huang, I., Despain, A.M.: Synthesis of application specific instruction sets. IEEE TCAD (1995)"},{"key":"128_CR22","doi-asserted-by":"crossref","unstructured":"Huang, Z. et\u00a0al.: Design of dynamically reconfigurable datapath processors. ACM Trans. on Embedded Computing Systems. 3(2) (2004)","DOI":"10.1145\/993396.993403"},{"issue":"3","key":"128_CR23","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1007\/BF01212870","volume":"9","author":"C. Iseli","year":"1995","unstructured":"Iseli C., Sanchez E.: Spyder: a sure (superscalar and reconfigurable) processor. J. Supercomput. 9(3), 231\u2013252 (1995)","journal-title":"J. Supercomput."},{"key":"128_CR24","unstructured":"Intel corporation, mobile intel pentium 4 m-processor datasheet, Jun. 2003. http:\/\/www.intel.com\/design\/mobile\/datashts\/250686.htm"},{"key":"128_CR25","doi-asserted-by":"crossref","unstructured":"Jacob, J.A., Chow, P.: Memory interfacing an instruction specification for reconfigurable processors. Symp. FPGAs (1999)","DOI":"10.1145\/296399.296446"},{"key":"128_CR26","doi-asserted-by":"crossref","unstructured":"Kastrup, B. et\u00a0al.: Concise: a compiler-driven cpld-based instruction set accelerator. Proc. FCCM (1999)","DOI":"10.1109\/FPGA.1999.803671"},{"key":"128_CR27","doi-asserted-by":"crossref","unstructured":"Kim, I., Lipasti, M.: Macro-op scheduling: relaxing scheduling loop constraints. Proc. MICRO (2003)","DOI":"10.1109\/MICRO.2003.1253202"},{"key":"128_CR28","doi-asserted-by":"crossref","unstructured":"Kumar, R. et\u00a0al.: Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling. Proc. ISCA (2005)","DOI":"10.1145\/1080695.1070004"},{"key":"128_CR29","unstructured":"Lee, C., et\u00a0al.: MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. Proc. MICRO (1997)"},{"issue":"2","key":"128_CR30","first-page":"389","volume":"E82-D","author":"T. Miyamori","year":"1999","unstructured":"Miyamori T., Olukotun K.: Remarc: reconfigurable multimedia array co-processor. IEICE Trans. Inf. Syst. E82-D(2), 389\u2013397 (1999)","journal-title":"IEICE Trans. Inf. Syst."},{"key":"128_CR31","doi-asserted-by":"crossref","unstructured":"Olukotun, K. et\u00a0al.: The case for a single-chip multiprocessor. ASPLOS-VII (1996)","DOI":"10.1145\/237090.237140"},{"key":"128_CR32","unstructured":"Sun Microsystems, Inc.: OpenSPARC T1 micro architecture specification. Sun Microsystems, Inc (2006)"},{"key":"128_CR33","doi-asserted-by":"crossref","unstructured":"Palacharla, S. et\u00a0al.: Complexity-effective superscalar processors. Proc. ISCA (1997)","DOI":"10.1145\/264107.264201"},{"key":"128_CR34","doi-asserted-by":"crossref","unstructured":"Razdan, R., Smith, M.: A high-performance microarchitecture with hardware-programmable functional units. Proc. MICRO (1994)","DOI":"10.1145\/192724.192749"},{"key":"128_CR35","unstructured":"Renau, J. et\u00a0al.: (2005) SESC Simulator. http:\/\/sesc.sourceforge.net"},{"key":"128_CR36","unstructured":"Rupp, C.R. et\u00a0al.: The napa adaptive processing architecture. Proc. FPGAs for computing machines (1998)"},{"key":"128_CR37","doi-asserted-by":"crossref","unstructured":"Sassone, P., Wills, D.: Dynamic strands: collapsing speculative dependence chains for reducing pipeline communication. Proc. MICRO (2004)","DOI":"10.1109\/MICRO.2004.16"},{"issue":"5","key":"128_CR38","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Singh","year":"2000","unstructured":"Singh H. et\u00a0al.: Morphosys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. Comput. 49(5), 465\u2013481 (2000)","journal-title":"IEEE Trans. Comput."},{"key":"128_CR39","doi-asserted-by":"crossref","unstructured":"Sun, F. et\u00a0al.: Synthesis of custom processors based on extensible platforms. ICCAD (2002)","DOI":"10.1145\/774572.774667"},{"key":"128_CR40","unstructured":"TSMC 90\u00a0nm Core Library\u2014TCBN90GHP, Application note\u2014Revision 1.2 (2006)"},{"key":"128_CR41","doi-asserted-by":"crossref","unstructured":"Vassiliadis, S. et\u00a0al.: The molen polymorphic processor. IEEE Trans. Comput. 53(11) (2004)","DOI":"10.1109\/TC.2004.104"},{"key":"128_CR42","doi-asserted-by":"crossref","unstructured":"Wittig, R., Chow, P.: Onechip: an fpga processor with reconfigurable logic. Proc. FCCM (1996)","DOI":"10.1109\/FPGA.1996.564773"},{"key":"128_CR43","unstructured":"Wong, S. et\u00a0al.: Coarse reconfigurable multimedia unit extension. Proc. 9th Euromicro workshop on Parallel and Distributed Processing (1996)"},{"key":"128_CR44","doi-asserted-by":"crossref","unstructured":"Ye, Z. et\u00a0al.: A c compiler for a processor with a reconfigurable functional unit. Proc. Symp. on FPGAs (2000)","DOI":"10.1145\/329166.329187"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-010-0128-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-010-0128-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-010-0128-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T19:59:26Z","timestamp":1559246366000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-010-0128-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1,23]]},"references-count":44,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2010,6]]}},"alternative-id":["128"],"URL":"https:\/\/doi.org\/10.1007\/s10766-010-0128-3","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1,23]]}}}