{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,2,10]],"date-time":"2023-02-10T08:31:03Z","timestamp":1676017863101},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1007\/s10766-010-0155-0","type":"journal-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T11:17:30Z","timestamp":1291115850000},"page":"533-552","source":"Crossref","is-referenced-by-count":12,"title":["Value Prediction and Speculative Execution on GPU"],"prefix":"10.1007","volume":"39","author":[{"given":"Shaoshan","family":"Liu","sequence":"first","affiliation":[]},{"given":"Christine","family":"Eisenbeis","sequence":"additional","affiliation":[]},{"given":"Jean-Luc","family":"Gaudiot","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,12,1]]},"reference":[{"key":"155_CR1","unstructured":"IBM Cell Broadband Engine, http:\/\/www.ibm.com\/developerworks\/power\/library\/pa-cellperf\/"},{"key":"155_CR2","unstructured":"NVIDIA Tesla Computing Solutions, http:\/\/www.nvidia.com\/object\/tesla_computing_solutions.html"},{"key":"155_CR3","unstructured":"Lipasti, M.H., Shen,J.P.: Exceeding the dataflow limit via value prediction. In: Proceedings of the 29th International Symposium on Microarchitecture, December 1996"},{"key":"155_CR4","unstructured":"Sazeides, Y., Smith, J.E.: The predictability of data values. In: Proceedings of the 30th Annual International Symposium on Microarchitecture, December 1997"},{"key":"155_CR5","unstructured":"Sodani, A., Sohi, G.S.: Understanding the differences between value prediction and instruction reuse. In: Proceedings of the 31st Annual International Symposium on Microarchitecture, December 1998"},{"key":"155_CR6","unstructured":"Marcuello, P., Tubella, J., Gonz\u00e1lez, A.: Value prediction for speculative multithreaded architectures. In: Proceedings of the 32nd Annual international Symposium on Microarchitecture (Micro\u201999), November 1999"},{"key":"155_CR7","doi-asserted-by":"crossref","unstructured":"Oplinger, J., Heine, D., Lam, M.S.: In search of speculative thread-level parallelism. In: Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques (PACT\u201999), October 1999","DOI":"10.21236\/ADA419602"},{"key":"155_CR8","first-page":"6","volume":"58","author":"S. Liu","year":"2009","unstructured":"Liu S., Gaudiot J-L.: Potential impact of value prediction on communication in many-core architectures. IEEE Trans. Comput. 58, 6 (2009)","journal-title":"IEEE Trans. Comput."},{"key":"155_CR9","doi-asserted-by":"crossref","unstructured":"Knight, T.: An architecture for mostly functional languages. In: Proceedings of the ACM Lisp and Functional Programming Conference, August, 1986","DOI":"10.1145\/319838.319854"},{"key":"155_CR10","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1109\/12.509907","volume":"45","author":"M. Franklin","year":"1996","unstructured":"Franklin M., Sohi G.S.: APB: a hardware mechanism for dynamic reordering of memory references. IEEE Trans. Comput. 45, 5 (1996)","journal-title":"IEEE Trans. Comput."},{"key":"155_CR11","unstructured":"Sohi, G.S., Breach, S., Vijaykumar, T.N.: Multiscalar Processors. In: Proceedings of the 22nd International Symposium on Computer Architecture (ISCA\u201995), June, 1995"},{"key":"155_CR12","first-page":"2","volume":"22","author":"L. Hammond","year":"2000","unstructured":"Hammond L., Hubbert B.A., Siu M., Prabhu M.K., Chen M., Olukotun K.: The stanford hydra CMP. IEEE Micro 22, 2 (2000)","journal-title":"IEEE Micro"},{"key":"155_CR13","unstructured":"NVIDIA GeForce 8800, http:\/\/www.nvidia.com\/page\/geforce_8800.html"},{"key":"155_CR14","unstructured":"CUDA Zone\u2014the resource for CUDA developers, http:\/\/www.nvidia.com\/object\/cuda_home.html#"},{"key":"155_CR15","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1145\/223428.207148","volume":"30","author":"L. Rauchwerger","year":"1995","unstructured":"Rauchwerger L., Padua D.: The LRPD test: speculative run-time parallelization of loops with privatization and reduction parallelization. ACM SIGPLAN Notices 30, 6 (1995)","journal-title":"ACM SIGPLAN Notices"},{"key":"155_CR16","unstructured":"SPEC CPU2006, http:\/\/www.spec.org\/cpu2006\/"},{"key":"155_CR17","doi-asserted-by":"crossref","unstructured":"Bienia, C., Kumar, S., Singh, J.P., Li, K.; The PARSEC benchmark suite: characterization and architectural implications, Princeton University Technical Report TR-811-08, January 2008","DOI":"10.1145\/1454115.1454128"},{"key":"155_CR18","unstructured":"Intel Core i7 Processor, http:\/\/www.intel.com\/products\/processor\/corei7\/index.htm"},{"key":"155_CR19","unstructured":"Xilinx ML401 Overview, http:\/\/www.xilinx.com\/products\/boards\/ml401\/index.htm"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.springerlink.com\/index\/pdf\/10.1007\/s10766-010-0155-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T17:31:52Z","timestamp":1559842312000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-010-0155-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12,1]]},"references-count":19,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2011,10]]}},"alternative-id":["155"],"URL":"https:\/\/doi.org\/10.1007\/s10766-010-0155-0","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,12,1]]}}}