{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,6,4]],"date-time":"2023-06-04T16:10:04Z","timestamp":1685895004864},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2010,12,23]],"date-time":"2010-12-23T00:00:00Z","timestamp":1293062400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1007\/s10766-010-0158-x","type":"journal-article","created":{"date-parts":[[2010,12,22]],"date-time":"2010-12-22T12:06:22Z","timestamp":1293019582000},"page":"375-396","source":"Crossref","is-referenced-by-count":2,"title":["Hybrid Transactional Memory with Pessimistic Concurrency Control"],"prefix":"10.1007","volume":"39","author":[{"given":"Enrique","family":"Vallejo","sequence":"first","affiliation":[]},{"given":"Sutirtha","family":"Sanyal","sequence":"additional","affiliation":[]},{"given":"Tim","family":"Harris","sequence":"additional","affiliation":[]},{"given":"Fernando","family":"Vallejo","sequence":"additional","affiliation":[]},{"given":"Ram\u00f3n","family":"Beivide","sequence":"additional","affiliation":[]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"Adri\u00e1n","family":"Cristal","sequence":"additional","affiliation":[]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,12,23]]},"reference":[{"key":"158_CR1","doi-asserted-by":"crossref","unstructured":"Bobba, J., Moore, K.E., Volos, H., Yen, L., Hill, M.D., Swift, M.M., Wood, D.A.: Performance pathologies in hardware transactional memory. In: International Symposium on Computer Architecture (ISCA) (2007, June)","DOI":"10.1145\/1250662.1250674"},{"key":"158_CR2","doi-asserted-by":"crossref","unstructured":"Blundell, C., Lewis, E.C., Martin, M.M.K.: Subtleties of transactional memory atomicity semantics. IEEE Computer Architecture Letters 5(2) (2006, July)","DOI":"10.1109\/L-CA.2006.18"},{"key":"158_CR3","doi-asserted-by":"crossref","unstructured":"Ceze, L., Tuck, J., Cascaval, C., Torrellas, J.: Bulk disambiguation of speculative threads in multiprocessors. In: The Proceedings of the 33rd International Symposium on Computer Architecture (ISCA) (2006, June)","DOI":"10.1145\/1150019.1136506"},{"key":"158_CR4","doi-asserted-by":"crossref","unstructured":"Damron, P., Fedorova, A., Lev, Y., Luchangco, V., Moir, M., Nussbaum, D.: Hybrid transactional memory. In: 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), San Jose (2006, October)","DOI":"10.1145\/1168857.1168900"},{"key":"158_CR5","doi-asserted-by":"crossref","unstructured":"Dice, D., Shalev, O., Shavit, N.: Transactional locking II. In: The Proceedings of the 20th International Symposium on Distributed Computing (DISC), Stockholm (2006, September)","DOI":"10.1007\/11864219_14"},{"key":"158_CR6","doi-asserted-by":"crossref","unstructured":"von Eicken, T., Culler, D., Goldstein, S., Schauser, K.: Active messages: a mechanism for integrated communication and computation. In: Proceedings of the 19th International Symposium on Computer Architecture (ISCA) (1992, May)","DOI":"10.1145\/139669.140382"},{"key":"158_CR7","unstructured":"Ennals, R.: Software Transactional Memory Should Not Be Obstruction-Free. Intel Research Cambridge Technical Report, IRCTR-06-052"},{"key":"158_CR8","doi-asserted-by":"crossref","unstructured":"Fang, Z., Zhang, L., Carter, J.B., Ibrahim, A., Parker, M.A.: Active memory operations. In: Proceedings of of the 21st International Conference on Supercomputing (ICS), Seattle (2007, June)","DOI":"10.1145\/1274971.1275004"},{"key":"158_CR9","doi-asserted-by":"crossref","unstructured":"Fraser, K., Harris, T.: Concurrent programming without locks. ACM Trans. Comput. Syst. (ACM TOCS) 25(2) (2007, May)","DOI":"10.1145\/1233307.1233309"},{"key":"158_CR10","doi-asserted-by":"crossref","unstructured":"Goodman, J.R., Vernon, M.K., Woest, P.J.: Efficient synchronization primitives for large-scale cache-coherent multiprocessors. In: Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Boston (1989)","DOI":"10.1145\/70082.68188"},{"key":"158_CR11","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/TC.1983.1676201","volume":"C-32","author":"A. Gottlieb","year":"1983","unstructured":"Gottlieb A., Grishman R., Kruskal C., McAuliffe K., Rudolph L., Snir M.: The NYU multicomputer\u2014designing a MIMD shared-memory parallel machine. IEEE Trans. Comput. C-32, 175\u2013189 (1983)","journal-title":"IEEE Trans. Comput."},{"key":"158_CR12","doi-asserted-by":"crossref","unstructured":"Hammond, L., Wong, V., Chen, M., Carlstrom, B.D., Davis, J.D., Hertzberg, B., Prabhu, M.K., Wijaya, H., Kozyrakis, C., Olukotun, K.: Transactional memory coherence and consistency. In: Proceedings of the 31st International Symposium on Computer Architecture (ISCA), Munich (2004, June)","DOI":"10.1145\/1028176.1006711"},{"key":"158_CR13","doi-asserted-by":"crossref","unstructured":"Harris, T., Fraser, K.: Language support for lightweight transactions. In: The 18th Conference on Object-Oriented Programming, Systems, Languages, and Applications (OOPSLA), Anaheim (2003)","DOI":"10.1145\/949338.949340"},{"key":"158_CR14","doi-asserted-by":"crossref","unstructured":"Harris, T., Plesko, M., Shinnar, A., Tarditi, D.: Optimizing memory transactions. In: The Proceedings of the Conference on Programming Language Design and Implementation (PLDI), Ottawa (2006, June)","DOI":"10.1145\/1133981.1133984"},{"key":"158_CR15","doi-asserted-by":"crossref","unstructured":"He, B., Scherer III W.N., Scott, M.L.: Preemption adaptivity in time-published queue-based spin locks. In: 11th International Conference on High Performance Computing (HiPC) (2005)","DOI":"10.1007\/11602569_6"},{"key":"158_CR16","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: The 20th International Symposium on Computer Architecture (ISCA) (1993, May)","DOI":"10.1145\/165123.165164"},{"key":"158_CR17","doi-asserted-by":"crossref","unstructured":"Kumar, S., Chu, M., Hughes, C.J., Kunduand, P., Nguyen, A.: Hybrid transactional memory. In: The 11th Symposium on Principles and Practice of Parallel Programming (PPoPP), New York (2006, March)","DOI":"10.1145\/1122971.1123003"},{"key":"158_CR18","doi-asserted-by":"crossref","unstructured":"Larus, J., Rajwar, R.: Transactional Memory. Morgan Claypool Synthesis Series (2007)","DOI":"10.1007\/978-3-031-01719-3"},{"key":"158_CR19","unstructured":"Lev, Y., Moir, M., Nussbaum, D.: PhTM: Phased transactional memory. In: 2nd ACM SIGPLAN Workshop on Transactional Computing (TRANSACT) (2007)"},{"issue":"2","key":"158_CR20","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"P.S. Magnusson","year":"2002","unstructured":"Magnusson P.S., Christensson M., Eskilson J., Forsgren D., Hallberg G., Hogberg J., Larsson F., Moestedt A., Werner B.: Simics: a full system simulation platform. IEEE Comput. 35(2), 50\u201358 (2002)","journal-title":"IEEE Comput."},{"key":"158_CR21","doi-asserted-by":"crossref","unstructured":"Marathe, V.J., Spear, M.F., Acharya, A., Eisenstat, D., III, W.N.S., Scott, M.L.: Lowering the overhead of nonblocking software transactional memory. In: Proceedings of the 1st ACM SIGPLAN Workshop on Transactional Computing, Ottawa (2006, June)","DOI":"10.1145\/1229428.1229454"},{"key":"158_CR22","doi-asserted-by":"crossref","unstructured":"Menon, V., et\u00a0al.: Practical weak-atomicity semantics for java STM. In Proceedings of the 20th Symposium on Parallelism in Algorithms and Architectures(SPAA), Munich (2008)","DOI":"10.1145\/1378533.1378588"},{"issue":"6","key":"158_CR23","doi-asserted-by":"crossref","first-page":"491","DOI":"10.1109\/TPDS.2004.8","volume":"15","author":"M.M. Michael","year":"2004","unstructured":"Michael M.M.: Hazard pointers: safe memory reclamation for lockfree objects. IEEE Trans. Parallel Distrib. Syst. 15(6), 491\u2013504 (2004)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"158_CR24","doi-asserted-by":"crossref","unstructured":"Martin, M.M.K., Sorin, D.J., Beckmann, B.M., Marty, M.R., Xu, M., Alameldeen, A.R., Moore, K.E., Hill, M.D., Wood, D.A.: Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. In: Computer Architecture News (CAN) (2005, September)","DOI":"10.1145\/1105734.1105747"},{"key":"158_CR25","doi-asserted-by":"crossref","unstructured":"Martinez, J.F., Torrellas, J.: Speculative synchronization: applying thread-level speculation to explicitly parallel applications. In: Proceedings of 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), San Jose (2002, October)","DOI":"10.1145\/605397.605400"},{"key":"158_CR26","doi-asserted-by":"crossref","unstructured":"Mellor-Crummey, J.M., Scott, M.L.: Scalable reader-writer synchronization for shared-memory multiprocessors. In: Proceedings of the 3rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP), Williamsburg (1991)","DOI":"10.1145\/109625.109637"},{"key":"158_CR27","doi-asserted-by":"crossref","unstructured":"Minh, C.C., Trautmann, M., Chung, J.W., McDonald, A., Bronson, N., Casper, J., Kozyrakis, C., Olukotun, K.: An effective hybrid transactional memory system with strong isolation guarantees. In: 34th International Symposium on Computer Architecture (ISCA), San Diego (2007, June)","DOI":"10.1145\/1250662.1250673"},{"key":"158_CR28","unstructured":"Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: Log-based transactional memory. In: Proceedings of the 12th International Conference on High-Performance Computer Architecture (HPCA), Austin (2006, February)"},{"key":"158_CR29","doi-asserted-by":"crossref","unstructured":"Rajwar, R., Herlihy, M., Lai, K.: Virtualizing transactional memory. In: The Proceedings of the 32nd International Symposium on Computer Architecture (ISCA), Madison (2005, June)","DOI":"10.1145\/1080695.1070011"},{"key":"158_CR30","unstructured":"Rajwar, R., Goodman, J.R.: Speculative lock elision: enabling highly concurrent multithreaded execution. In: Proceedings of the 34th International Symposium on Microarchitecture (MICRO), Austin (2001)"},{"key":"158_CR31","doi-asserted-by":"crossref","unstructured":"Saha, B., Adl-Tabatabai, A.R., Jacobson, Q.: Architectural support for software transactional memory. In: The Proceedings of the 39th International Symposium on Microarchitecture (MICRO), Orlando (2006, December)","DOI":"10.1109\/MICRO.2006.9"},{"key":"158_CR32","doi-asserted-by":"crossref","unstructured":"Scherer, W., Scott, M.: Advanced contention management for dynamic software transactional memory. In: Proceedings of 24th Annual ACM Symposium on Principles of Distributed Computing (PODC) (2005)","DOI":"10.1145\/1073814.1073861"},{"key":"158_CR33","doi-asserted-by":"crossref","unstructured":"Shpeisman, T., Menon, V., Adl-Tabatabai, A., Balensiefer, S., Grossman, D., Hudson, R., Moore, K.F., Saha, B.: Enforcing isolation and ordering in STM. In: Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI) (2007)","DOI":"10.1145\/1250734.1250744"},{"key":"158_CR34","doi-asserted-by":"crossref","unstructured":"Shriraman, A., Spear, M.F., Hossain, H., Marathe, V., Dwarkadas, S., Scott, M.L.: An integrated hardware\u2013software approach to flexible transactional memory. In: Proceedings of the 34th International Symposium on Computer Architecture (ISCA) (2007, June)","DOI":"10.1145\/1250662.1250676"},{"key":"158_CR35","doi-asserted-by":"crossref","unstructured":"Spear, M.F., Marathe, V.J., Dalessandro, L., Scott, M.L.: Privatization Techniques for Software Transactional Memory. UR CSD;TR915. Rochester University (2007, February)","DOI":"10.1145\/1281100.1281161"},{"key":"158_CR36","unstructured":"Sun Microsystems. Sun Fire E25K\/E20K Systems Overview. Technical Report 817-4136-12 (2005)"},{"key":"158_CR37","doi-asserted-by":"crossref","unstructured":"Tabba, F., Moir, M., Goodman, J.R., Hay, A., Wang, C.: NZTM: Nonblocking, zero-indirection transactional memory. In: Proceedings of 21st Annual Symposium on Parallelism in Algorithms and Architectures (SPAA) (2009, August)","DOI":"10.1145\/1583991.1584048"},{"key":"158_CR38","doi-asserted-by":"crossref","unstructured":"Yen, L., Bobba, J., Marty, M.R., Moore, K.E., Volos, H., Hill, M.D., Swift, M.M., Wood, D.A.: LogTM-SE: Decoupling hardware transactional memory from caches. In: International Symposium on High Performance Computer Architecture (HPCA) (2007, February)","DOI":"10.1109\/HPCA.2007.346204"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-010-0158-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-010-0158-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-010-0158-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,4]],"date-time":"2023-06-04T15:48:20Z","timestamp":1685893700000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-010-0158-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12,23]]},"references-count":38,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2011,6]]}},"alternative-id":["158"],"URL":"https:\/\/doi.org\/10.1007\/s10766-010-0158-x","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,12,23]]}}}