{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T05:57:32Z","timestamp":1740808652364,"version":"3.38.0"},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2010,12,17]],"date-time":"2010-12-17T00:00:00Z","timestamp":1292544000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1007\/s10766-010-0160-3","type":"journal-article","created":{"date-parts":[[2010,12,16]],"date-time":"2010-12-16T12:16:17Z","timestamp":1292501777000},"page":"328-356","source":"Crossref","is-referenced-by-count":6,"title":["The MORPHEUS Heterogeneous Dynamically Reconfigurable Platform"],"prefix":"10.1007","volume":"39","author":[{"given":"Arnaud","family":"Grasset","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Millet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Bonnot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sami","family":"Yehia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfram","family":"Putzke-Roeming","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabio","family":"Campi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Rosti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Huebner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikolaos S.","family":"Voros","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henning","family":"Sahlbach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Ernst","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,12,17]]},"reference":[{"key":"160_CR1","unstructured":"IEEE Standard for Local and Metropolitan Area Networks\u2014Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems\u2014Draft Amendment j: Multihop Relay Specification, IEEE P802.16j\/D2 (2007, December 24)"},{"key":"160_CR2","unstructured":"Schneider, A., Kn\u00e4blein, J., M\u00fcller, B., Putsche, M., Goller, S., Pross, U., Heinkel, U.: Ethernet based in-service reconfiguration of SoCs in telecommunication networks. In: 4th Workshop on Dynamically Reconfigurable Systems (DRS), Z\u00fcrich (2007, March)"},{"key":"160_CR3","doi-asserted-by":"crossref","unstructured":"do Carmo Lucas, A., et\u00a0al.: A reconfigurable HW\/SW platform for computation intensive high-resolution real-time digital film applications. In: Proceedings of of the Conference on Design, Automation and Test in Europe (DATE\u201906), pp. 194\u2013199 (2006)","DOI":"10.1109\/DATE.2006.244085"},{"key":"160_CR4","doi-asserted-by":"crossref","unstructured":"Mucci, C., Vanzolini, L., Deledda, A., Campi, F., Gaillat, G.: Intelligent cameras and embedded reconfigurable computing: a case-study on motion detection. In: Proceedings of the International Symposium on System-on-Chip, pp. 1\u20134 (2007)","DOI":"10.1109\/ISSOC.2007.4427440"},{"issue":"2","key":"160_CR5","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K. Compton","year":"2002","unstructured":"Compton K., Hauck S.: Reconfigurable computing: a survey of systems and software. ACM Computing Surveys (CSUR) 34(2), 171\u2013210 (2002)","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"160_CR6","doi-asserted-by":"crossref","unstructured":"Wu, K., Tsai, Y.: Structured ASIC, evolution or revolution? In: Proceedings of the 2004 International Symposium on Physical Design (ISPD\u201804), pp. 103\u2013106. ACM, New York","DOI":"10.1145\/981066.981088"},{"key":"160_CR7","doi-asserted-by":"crossref","unstructured":"DeHon, A.: Balancing interconnect and computation in a reconfiguable computing array (or, why you don\u2019t really want 100% LUT utilization). In: Proceedings of FPGA 1999, pp. 69\u201378 (1999)","DOI":"10.1145\/296399.296431"},{"key":"160_CR8","unstructured":"Virtex-5 Family Overview, data sheet, Xilinx (2008, September 23)"},{"key":"160_CR9","unstructured":"Stratix IV Device Handbook, Altera, vol. 1, version 2.0 (2008, November)"},{"key":"160_CR10","unstructured":"Achieving Higher System Performance with the Virtex-5 Family of FPGAs. White paper, Xilinx, v1.1.1 (2006, July 7)"},{"issue":"11","key":"160_CR11","doi-asserted-by":"crossref","first-page":"1436","DOI":"10.1109\/TC.2004.98","volume":"53","author":"C. Ebeling","year":"2004","unstructured":"Ebeling C., Fisher C., Xing G., Shen M., Liu H.: Implementing an OFDM receiver on the RaPiD reconfigurable architecture. IEEE Trans. Comput. 53(11), 1436\u20131448 (2004)","journal-title":"IEEE Trans. Comput."},{"key":"160_CR12","doi-asserted-by":"crossref","unstructured":"Singh, H., Lee, M.-H., Lu, G., Kurdahi, F.J., Bagherzadeh, N., Chaves Filho, E.M.: MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. Comput. (2000, May)","DOI":"10.1109\/12.859540"},{"key":"160_CR13","doi-asserted-by":"crossref","unstructured":"Zhang, H., et\u00a0al.: A 1V Heterogeneus Reconfigurable Processor IC for Baseband Wireless Applications, pp. 68\u201369. ISSCC Dig. Tech. Papers (2000)","DOI":"10.1109\/ISSCC.2000.839694"},{"key":"160_CR14","doi-asserted-by":"crossref","unstructured":"Sato, T., Watanabe, H., Shiba, K.: Implementation of dynamically reconfigurable processor DAPDNA-2. In: Proceedings of VLSI Design, Automation and Test, pp. 323\u2013324 (2005)","DOI":"10.1109\/VDAT.2005.1500086"},{"key":"160_CR15","doi-asserted-by":"crossref","unstructured":"Goldstein, S.C., Schmit, H., Budiu, M., Cadambi, S., Moe, M., Reed Taylor, R.: PipeRench: a reconfigurable architecture and compiler. In: IEEE Computer (2000, April)","DOI":"10.1109\/2.839324"},{"key":"160_CR16","unstructured":"Cherepacha, D., Lewis, D.: A datapath oriented architecture for FPGAs. In: Proceedings of FPGA\u201994 (1994)"},{"key":"160_CR17","doi-asserted-by":"crossref","unstructured":"Bedford Taylor, M., et\u00a0al.: Evaluation of the Raw microprocessor: an exposed-wire delay architecture for ILP and streams. In: Proceedings of 31th Annual International Symposium on Computer Architectures (ISCA), pp. 2\u201313 (2004)","DOI":"10.1109\/ISCA.2004.1310759"},{"key":"160_CR18","doi-asserted-by":"crossref","unstructured":"Hauser, J.R., Wawrzynek, J.: Garp: a MIPS processor with a configurable coprocessor. In: Proceedings of FPGAs for Custom Computing Machines, pp. 12\u201321 (1997)","DOI":"10.1109\/FPGA.1997.624600"},{"key":"160_CR19","doi-asserted-by":"crossref","unstructured":"Mei, B., Vernalde, S., Verkest, D., DeMan, H., Lauwereins, R.: ADRES: an architecture with tightly coupled VLIW processor and corse-Grained reconfigurable matrix. In: Proceedings of FPL 2003","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"160_CR20","unstructured":"XPP-III Processor Overview. White paper, PACT XPP Technologies, 2006. Available: http:\/\/www.pactxpp.com"},{"key":"160_CR21","doi-asserted-by":"crossref","unstructured":"Campi, F., et\u00a0al.: A dynamically adaptive DSP for heterogeneous reconfigurable platforms. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201907) (2007)","DOI":"10.1109\/DATE.2007.364559"},{"key":"160_CR22","unstructured":"Baron, M.: M2000\u2019s Spherical FPGA Cores. In: MicroProcessor Report (2004, December)"},{"key":"160_CR23","unstructured":"ARM926EJ-STM Technical Reference Manual (Revision r0p5). ARM Ltd (2008)"},{"key":"160_CR24","doi-asserted-by":"crossref","unstructured":"Vassiliadis, S., Bertels, K., Kuzmanov, G., et\u00a0al.: The MOLEN polymorphic processor. Proc. IEEE Trans. Comput. 53(11) (2004)","DOI":"10.1109\/TC.2004.104"},{"key":"160_CR25","unstructured":"Coppola, M., Locatelli, R., Maruccia, G., Pieralisi, L., Scandurra, A.: Spidergon: a novel on-chip communication network. In: Proceedings of the International Symposium on System-on-Chip, pp. 16\u201318 (2004)"},{"key":"160_CR26","doi-asserted-by":"crossref","unstructured":"Whitty, S., Ernst, R.: A bandwidth optimized SDRAM controller for the MORPHEUS reconfigurable architecture. In: Proceedings of the IEEE Parallel and Distributed Processing Symposium (IPDPS) (2008)","DOI":"10.1109\/IPDPS.2008.4536536"},{"key":"160_CR27","doi-asserted-by":"crossref","unstructured":"Chevobbe, S., Guyetant, S.: Reducing reconfiguration overheads in heterogeneous multi-core RSoCs with predictive configuration management. Recosoc (2008)","DOI":"10.1155\/2009\/390167"},{"key":"160_CR28","unstructured":"AMBA Specification (Rev 2.0). ARM Ltd (2001)"},{"key":"160_CR29","doi-asserted-by":"crossref","unstructured":"Bartic, T.A., et.al.: Topology adaptive NoC design and implementation. In: IEE Computers and Digital Techniques (2005, July)","DOI":"10.1049\/ip-cdt:20045016"},{"key":"160_CR30","unstructured":"PACT Software Design System XPP-IIb (PSDS XPP-IIb)\u2014Programming Tutorial. PACT XPP Technologies, version 3.2, 2005. Available: http:\/\/www.xpp.com"},{"key":"160_CR31","unstructured":"Flexeos Software User Manual, version 2.4.4, M2000 (2006)"},{"key":"160_CR32","unstructured":"Mucci, C., et\u00a0al.: A C-based algorithm development flow for a reconfigurable processor architecture. In: IEEE SOC, Tampere (2003)"},{"key":"160_CR33","doi-asserted-by":"crossref","unstructured":"Gao, G., Wong, Y., Ning, Q.: A timed petri-net model for fine-grain loop scheduling. In: ACM SIGPLAN (1991, June)","DOI":"10.1145\/113445.113463"},{"key":"160_CR34","unstructured":"Lenormand, E., Edelin, G.: An industrial perspective: pragmatic high-end signal processing environment at Thales. In: 3rd International Workshop on Synthesis, Architectures, Modeling and Simulation, SAMOS (2003)"},{"key":"160_CR35","unstructured":"CriticalBlue: Boosting Software Processing Performance With Coprocessor Synthesis. White paper (2005)"},{"key":"160_CR36","doi-asserted-by":"crossref","unstructured":"Cambonie, J., Gu\u00e9rin, S., Keryell, R., Lagadec, L., Pottier, B., Sentieys, O., Weber, B., Yazdani, S.: Compiler and system techniques for soc distributed reconfigurable accelerators. In: Proceedings of SAMOS 2004, pp. 293\u2013302 (2004)","DOI":"10.1007\/978-3-540-27776-7_31"},{"key":"160_CR37","unstructured":"CoSy Compilers Overview of Construction and Operation. White paper, ACE (2003, April)"},{"key":"160_CR38","doi-asserted-by":"crossref","unstructured":"Moscu Panainte, E., Bertels, K., Vassiliadis, S.: The Molen Compiler for Reconfigurable Processors. ACM Transactions in Embedded Computing Systems (TECS) 6(1) (2007, February)","DOI":"10.1145\/1210268.1210274"},{"key":"160_CR39","doi-asserted-by":"crossref","unstructured":"Moscu Panainte, E., Bertels, K., Vassiliadis, S.: Instruction scheduling for dynamic hardware configurations. In: Proceedings of Design, Automation and Test in Europe 2005 (DATE 05), pp. 100\u2013105, Munich (2005, March)","DOI":"10.1109\/DATE.2005.184"},{"key":"160_CR40","unstructured":"eCos Reference Manual. Available http:\/\/ecos.sourceware.org\/docs-latest\/ref\/ecos-ref.html"},{"key":"160_CR41","doi-asserted-by":"crossref","unstructured":"Rossi, D., Campi, F., Deledda, A., Spolzino, S., Pucillo, S.: A heterogeneous digital signal processor implementation for dynamically reconfigurable computing. In: IEEE 2009 Custom Integrated Circuits Conference (CICC) (2009)","DOI":"10.1109\/CICC.2009.5280747"},{"key":"160_CR42","doi-asserted-by":"crossref","unstructured":"Whitty, S., Sahlbach, H., Putzke-R\u00f6ming, W., Ernst, R.: Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture. In: Proceedings of Design, Automation and Test in Europe (DATE) (2009)","DOI":"10.1109\/DATE.2009.5090628"},{"key":"160_CR43","doi-asserted-by":"crossref","unstructured":"Whitty, S., Sahlbach, H., Hurlburt, B., Putzke-R\u00f6ming, W., Ernst, R.: Application-specific memory performance of a heterogeneous reconfigurable architecture. In: Proceedings of Design, Automation and Test in Europe (DATE\u20192010) (to appear)","DOI":"10.1109\/DATE.2010.5457174"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-010-0160-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-010-0160-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-010-0160-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,28]],"date-time":"2025-02-28T21:56:17Z","timestamp":1740779777000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-010-0160-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12,17]]},"references-count":43,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2011,6]]}},"alternative-id":["160"],"URL":"https:\/\/doi.org\/10.1007\/s10766-010-0160-3","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2010,12,17]]}}}