{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,8]],"date-time":"2025-03-08T05:30:32Z","timestamp":1741411832732,"version":"3.38.0"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2011,7,28]],"date-time":"2011-07-28T00:00:00Z","timestamp":1311811200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1007\/s10766-011-0177-2","type":"journal-article","created":{"date-parts":[[2011,7,27]],"date-time":"2011-07-27T12:40:27Z","timestamp":1311770427000},"page":"25-56","source":"Crossref","is-referenced-by-count":6,"title":["Profiling and Optimizing Transactional Memory Applications"],"prefix":"10.1007","volume":"40","author":[{"given":"Ferad","family":"Zyulkyarov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srdjan","family":"Stipic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Harris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman S.","family":"Unsal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adri\u00e1n","family":"Cristal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ibrahim","family":"Hur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,7,28]]},"reference":[{"key":"177_CR1","doi-asserted-by":"crossref","unstructured":"Adl-Tabatabai, A.-R., Lewis, B.T., Menon, V., Murphy, B.R., Saha, B., Shpeisman, T.: Compiler and runtime support for efficient software transactional memory. In: PLDI\u201906: Proceedings of 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 26\u201337 (2006, June)","DOI":"10.1145\/1133981.1133985"},{"key":"177_CR2","doi-asserted-by":"crossref","unstructured":"Ansari, M., Jarvis, K., Kotselidis, C., Lujan, M., Kirkham, C., Watson, I.: Profiling transactional memory applications. In: PDP\u201909: Proceedings of 17th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, pp. 11\u201320 (2009)","DOI":"10.1109\/PDP.2009.35"},{"key":"177_CR3","doi-asserted-by":"crossref","unstructured":"Blundell, C., Raghavan, A., Martin, M.M.: Retcon: transactional repair without replay. In: SCA\u201910: Proceedings of 37th International Symposium on Computer Architecture, ISCA\u201910, pp. 258\u2013269 (2010, June)","DOI":"10.1145\/1815961.1815995"},{"key":"177_CR4","doi-asserted-by":"crossref","unstructured":"Bobba, J., Moore, K.E., Volos, H., Yen, L., Hill, M.D., Swift, M.M., Wood D.A. : Performance pathologies in hardware transactional memory. In: ISCA\u201907: Proceedings of 34th International Symposium on Computer Architecture, pp. 81\u201391 (2007, June)","DOI":"10.1145\/1250662.1250674"},{"key":"177_CR5","doi-asserted-by":"crossref","unstructured":"Cao Minh, C., Chung, J., Kozyrakis, C., Olukotun, K.: STAMP: Stanford transactional applications for multi-processing. In: IISWC\u201908: Proceedings of 11th IEEE International Symposium on Workload Characterization, pp. 35\u201346 (2008, Sept)","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"177_CR6","doi-asserted-by":"crossref","unstructured":"Chafi, H., Cao Minh, C., McDonald, A., Carlstrom, B.D., Chung, J., Hammond, L., Kozyrakis, C., Olukotun, K.: TAPE: A transactional application profiling environment. In: ICS\u201905: Proceedings of 19th International Conference on Supercomputing, pp. 199\u2013208 (2005, June)","DOI":"10.1145\/1088149.1088176"},{"key":"177_CR7","doi-asserted-by":"crossref","unstructured":"Chafi, H., Casper, J., Carlstrom, B.D., McDonald, A., Cao Minh, C., Baek, W., Kozyrakis, C., Olukotun, K.: A scalable, non-blocking approach to transactional memory. In: HPCA\u201907: Proceedings of 13th IEEE International Symposium on High Performance Computer Architecture, pp. 97\u2013108 (2007, Feb)","DOI":"10.1109\/HPCA.2007.346189"},{"key":"177_CR8","doi-asserted-by":"crossref","unstructured":"Chkrabarti, D.R.: New abstractions for effective performance analysis of STM programs. In: PPoPP \u201910: Proceedings of 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 333\u2013334 (2010)","DOI":"10.1145\/1693453.1693500"},{"key":"177_CR9","doi-asserted-by":"crossref","unstructured":"Dice, D., Lev, Y., Moir, M., Nussbaum D.: Early experience with a commercial hardware transactional memory implementation. In: ASPLOS \u201909: Proceedings of 14th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 157\u2013168 (2009)","DOI":"10.1145\/1508244.1508263"},{"key":"177_CR10","doi-asserted-by":"crossref","unstructured":"Dice, D. Shalev, O., Shavit, N. Transactional locking II. In: DISC \u201906: Proceedings of 20th ACM International Symposium on Distributed Computing, pp. 194\u2013208 (2006, Sept)","DOI":"10.1007\/11864219_14"},{"key":"177_CR11","doi-asserted-by":"crossref","unstructured":"Dolev, S., Hendler, D., Suissa, A.: Car-stm: scheduling-based collision avoidance and resolution for software transactional memory. In: PODC\u201908: Proceedings of 27th ACM Symposium on Principles of Distributed Computing, pp. 125\u2013134 (2008, Aug)","DOI":"10.1145\/1400751.1400769"},{"key":"177_CR12","doi-asserted-by":"crossref","unstructured":"Dragojevi\u0107, A., Guerraoui, R., Singh, A.V., Singh, V.: Preventing versus curing: avoiding conflicts in transactional memories. In: PODC\u201909: Proceedings of the 28th ACM Symposium on Principles of Distributed Computing, pp. 7\u201316 (2009)","DOI":"10.1145\/1582716.1582725"},{"key":"177_CR13","unstructured":"Ennals, R.: Software Transactional Memory Should not be Obstruction-Free. Technical Report IRC-TR\u201306\u2013052. Intel (2006)"},{"key":"177_CR14","unstructured":"Felber, P., Fetzer, C., M\u00fcller, U., Riegel, T., Suesskraut, M. Sturzrehm, H.: Transactifying applications using an open compiler framework. In: TRANSACT\u201907: 2nd Workshop on Transactional Computing (2007)"},{"key":"177_CR15","doi-asserted-by":"crossref","unstructured":"Gajinov, V., Zyulkyarov, F., Cristal, A., Unsal, O.S., Ayguad\u00e9, E., Harris, T., Valero M.: QuakeTM: parallelizing a complex serial application using transactional memory. In: ICS\u201909: Proceedings of 23rd International Conference on Supercomputing, pp. 126\u2013135 (2009, June)","DOI":"10.1145\/1542275.1542298"},{"key":"177_CR16","doi-asserted-by":"crossref","unstructured":"Guerraoui R., Kapalka M.: On obstruction-free transactions. In: SPAA\u201908: Proceedings of of the 20th Symposium on Parallelism in Algorithms and Architectures, pp. 304\u2013313 (2008, June)","DOI":"10.1145\/1378533.1378587"},{"key":"177_CR17","doi-asserted-by":"crossref","unstructured":"Harris T., Fraser K.: Language support for lightweight transactions. In: OOPSLA\u201903: Proceedings of 18th ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, pp. 388\u2013402 (2003, Oct)","DOI":"10.1145\/949305.949340"},{"key":"177_CR18","doi-asserted-by":"crossref","unstructured":"Harris, T., Larus, J., Rajwar, R.: Transactional Memory (Synthesis Lectures on Computer Architecture), 2nd edn (2010)","DOI":"10.2200\/S00272ED1V01Y201006CAC011"},{"key":"177_CR19","doi-asserted-by":"crossref","unstructured":"Harris, T., Marlow, S., Peyton Jones, S., Herlihy, M.: Composable memory transactions. In: PPoPP\u201905: Proceedings of 10th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 48\u201360 (2005, Feb)","DOI":"10.1145\/1065944.1065952"},{"key":"177_CR20","doi-asserted-by":"crossref","unstructured":"Harris, T., Plesko, M., Shinnar, A.,Tarditi, D.: Optimizing memory transactions. In: PLDI\u201906: Proceedings of 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 14\u201325 (2006, June)","DOI":"10.1145\/1133981.1133984"},{"key":"177_CR21","unstructured":"Harris T., Stipic, S.: Abstract nested transactions. In: TRANSACT\u201907: 2nd Workshop on Transactional Computing (2007, Aug)"},{"key":"177_CR22","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: Architectural support for lock-free data structures. In: ISCA\u201993: Proceedings of 20th International Symposium on Computer Architecture, pp. 289\u2013300 (1993, May)","DOI":"10.1145\/165123.165164"},{"key":"177_CR23","unstructured":"Kestor, G., Stipic, S., Unsal, O.S., Cristal, A., Valero, M.: RMS-TM: A transactional memory benchmark for recognition, mining and synthesis applications. In: TRANSACT\u201909: 4th Workshop on Transactional Computing (2009, Feb)"},{"key":"177_CR24","doi-asserted-by":"crossref","unstructured":"Louren\u00e7o, J., Dias, R. Lu\u00eds, J., Rebelo, M., Pessanha, V.: Understanding the behavior of transactional memory applications. In: PADTAD\u201909: Proceedings of 7th Workshop on Parallel and Distributed Systems, pp. 1\u20139 (2009)","DOI":"10.1145\/1639622.1639625"},{"key":"177_CR25","doi-asserted-by":"crossref","unstructured":"Maldonado, W., Marlier, P., Felber, P., Suissa, A., Hendler, D., Fedorova, A., Lawall, J.L., Muller, G.: Scheduling support for transactional memory contention management. In: PPoPP\u201910: Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 79\u201390 (2010)","DOI":"10.1145\/1693453.1693465"},{"key":"177_CR26","doi-asserted-by":"crossref","unstructured":"Ni, Y., Welc, A., Adl-Tabatabai, A.-R., Bach, M., Berkowits, S., Cownie, J., Geva, R., Kozhukow, S., Narayanaswamy, R., Olivier, J., Preis, S., Saha, B., Tal, A., Tian, X.: Design and implementation of transactional constructs for C\/C++. In: OOPSLA\u201908: Proceedings of 23rd ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, pp. 195\u2013212 (2008, Oct)","DOI":"10.1145\/1449764.1449780"},{"key":"177_CR27","unstructured":"Pankratius, V., Adl-Tabatabai, A.-R., Otto. F.: Does Transactional Memory Keep its Promises? Results from an Empirical Study. Technical Report 2009\u201312, University of Karlsruhe (2009, Sept)"},{"key":"177_CR28","doi-asserted-by":"crossref","unstructured":"Perfumo, C., Sonmez, N. Stipic, S., Cristal, A., Unsal, O.S., Harris, T. Valero, M.: The limits of software transactional memory (STM):dissecting Haskell STM applications on a many-core environment. In: CF\u201908: Proceedings of 5th International Conference on Computing Frontiers, pp. 67\u201378 (2008, May)","DOI":"10.1145\/1366230.1366241"},{"key":"177_CR29","doi-asserted-by":"crossref","unstructured":"Rossbach, C.J., Hofmann, O.S., Witchel, E.: Is transactional programming actually easier? In: PPoPP\u201910: Proceedings of 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (2010, Jan)","DOI":"10.1145\/1693453.1693462"},{"key":"177_CR30","unstructured":"Skare T., Kozyrakis, C. Early release: friend or foe? In: WTMW\u201906: Workshop of Transactional Memory Workloads (2006)"},{"key":"177_CR31","unstructured":"Sonmez, N., Cristal, A., Unsal, O.S., Harris, T., Valero, M.: Profiling transactional memory applications on an atomic block basis: a haskell case study. In: MULTIPROG\u201909: Proceedings of 2nd Workshop on Programmability Issues for Multi-Core Computers (2009, Jan)"},{"key":"177_CR32","doi-asserted-by":"crossref","unstructured":"Sonmez, N., Harris, T., Cristal, A., Unsal, O., Valero, M.: Taking the heat off transactions: dynamic selection of pessimistic concurrency control. In: IPDPS\u201909: Proceedings of 23rd IEEE International Symposium on Parallel and Distributed Processing, pp. 1\u201310 (2009, May)","DOI":"10.1109\/IPDPS.2009.5161032"},{"key":"177_CR33","unstructured":"Sonmez, N., Perfumo, C., Stipic, S., Cristal, A., Unsal, O.S., Valero, M.: Unreadtvar: extending haskell software transactional memory for performance. In: TFP\u201907: Proceedings of 8th Symposium on Trends in Functional Programming (2007)"},{"key":"177_CR34","doi-asserted-by":"crossref","unstructured":"Spear, M.F., Dalessandro, L., Marathe, V., Scott, M.L.: Ordering-based semantics for software transactional memory. In: OPODIS \u201908: Proceedings of 12th International Conference on Principles of Distributed Systems, pp. 275\u2013294 (2008, Dec)","DOI":"10.1007\/978-3-540-92221-6_19"},{"key":"177_CR35","doi-asserted-by":"crossref","unstructured":"Spear, M.F., Marathe, V.J., Dalessandro, L., Scott, M.L.: Privatization techniques for software transactional memory. In: PODC\u201907: Proceedings of 26th ACM Symposium on Principles of Distributed Computing, pp. 338\u2013339 (2007)","DOI":"10.1145\/1281100.1281161"},{"key":"177_CR36","doi-asserted-by":"crossref","unstructured":"Tomi\u0107, S., Perfumo, C., Kulkarni, C., Armejach, A., Cristal, A., Unsal, O., Harris, T., Valero, M.: EazyHTM: eager-lazy hardware transactional memory. In: MICRO 42: Proceedings of 42nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 145\u2013155 (2009)","DOI":"10.1145\/1669112.1669132"},{"key":"177_CR37","unstructured":"Waliullah, M.M., Stenstrom, P.: Intermediate Checkpointing with Conflicting Access Prediction in Transactional Memory Systems. Technical report, Chalmers University of Technology"},{"key":"177_CR38","doi-asserted-by":"crossref","unstructured":"Watson, I., Kirkham, C., Lujan, M.: A study of a transactional parallel routing algorithm. In: PACT\u201907: Proceedings of 16th International Conference on Parallel Architecture and Compilation Techniques, pp. 388\u2013398 (2007)","DOI":"10.1109\/PACT.2007.4336228"},{"key":"177_CR39","doi-asserted-by":"crossref","unstructured":"Yoo, R.M., Lee, H.-H.S.: Adaptive transaction scheduling for transactional memory systems. In: SPAA\u201908: Proceedings of 20th Symposium on Parallelism in Algorithms and Architectures, pp. 169\u2013178 (2008)","DOI":"10.1145\/1378533.1378564"},{"key":"177_CR40","doi-asserted-by":"crossref","unstructured":"Yoo, R.M., Ni, Y., Welc, A., Saha, B., Adl-Tabatabai, A.-R., Lee, H.-H.S.: Kicking the tires of software transactional memory: why the going gets tough. In SPAA\u201908: Proceedings of 20th ACM Symposium on Parallelism in Algorithms and Architectures, pp. 265\u2013274 (2008, June)","DOI":"10.1145\/1378533.1378582"},{"key":"177_CR41","doi-asserted-by":"crossref","unstructured":"Zyulkyarov, F., Cvijic, S., Unsal, O.S., Cristal, A., Ayguad\u00e9, E., Harris, T., Valero, M.: WormBench: a configurable workload for evaluating transactional memory systems. In: MEDEA\u201908: Proceedings of 9th Workshop on Memory Performance, pp. 61\u201368 (2008, Oct)","DOI":"10.1145\/1509084.1509093"},{"key":"177_CR42","doi-asserted-by":"crossref","unstructured":"Zyulkyarov, F., Gajinov, V., Unsal, O.S. Cristal, A. Ayguad\u00e9, E., Harris, T. Valero, M.: Atomic Quake: using transactional memory in an interactive multiplayer game server. In: PPoPP\u201909: Proceedings of 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 25\u201334 (2009, Feb)","DOI":"10.1145\/1504176.1504183"},{"key":"177_CR43","doi-asserted-by":"crossref","unstructured":"Zyulkyarov, F., Harris, T., Unsal, O.S. Cristal, A., Valero, M.: Debugging programs that use atomic blocks and transactional memory. In: PPoPP\u201910: Proceedings of 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 57\u201366 (2010)","DOI":"10.1145\/1693453.1693463"},{"key":"177_CR44","doi-asserted-by":"crossref","unstructured":"Zyulkyarov, F., Stipic, S., Harris, T., Unsal, O.S., Cristal, A., Hur, I., Valero, M.:Discovering and understanding performance bottlenecks in transactional applications. In: PACT\u201910: Proceedings of 19th International Conference on Parallel Architectures and Compilation Techniques, pp. 285\u2013294 (2010, Sept)","DOI":"10.1145\/1854273.1854311"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-011-0177-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-011-0177-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-011-0177-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T20:26:06Z","timestamp":1741379166000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-011-0177-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7,28]]},"references-count":44,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,2]]}},"alternative-id":["177"],"URL":"https:\/\/doi.org\/10.1007\/s10766-011-0177-2","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2011,7,28]]}}}