{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T08:10:10Z","timestamp":1741335010456,"version":"3.38.0"},"reference-count":60,"publisher":"Springer Science and Business Media LLC","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1007\/s10766-011-0180-7","type":"journal-article","created":{"date-parts":[[2011,7,22]],"date-time":"2011-07-22T06:25:53Z","timestamp":1311315953000},"page":"553-582","source":"Crossref","is-referenced-by-count":6,"title":["Managing Burstiness and Scalability in Event-Driven Models on the SpiNNaker Neuromimetic System"],"prefix":"10.1007","volume":"40","author":[{"given":"Alexander D.","family":"Rast","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Navaridas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Galluppi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis A.","family":"Plana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Miguel-Alonso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cameron","family":"Patterson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikel","family":"Luj\u00e1n","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Furber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,7,23]]},"reference":[{"key":"180_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-81708-3","volume-title":"Local Cortical Circuits: An Electrophysiological Study","author":"M. Abeles","year":"1982","unstructured":"Abeles M.: Local Cortical Circuits: An Electrophysiological Study. Springer, Berlin (1982)"},{"key":"180_CR2","doi-asserted-by":"crossref","unstructured":"Ananthanarayanan, R., Modha, D.S.: Anatomy of a cortical simulator. In: Proceedings of 2007 ACM\/IEEE International Conference on Supercomputing (SC\u201907), pp. 1\u201312 (2007)","DOI":"10.1145\/1362622.1362627"},{"issue":"5","key":"180_CR3","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1109\/82.842110","volume":"47","author":"K.A. Boahen","year":"2000","unstructured":"Boahen K.A.: Point-to-point connectivity between neuromorphic chips using address events. IEEE Trans. Circuits Syst. 2 Analog Digit. Signal Process. 47(5), 416\u2013434 (2000)","journal-title":"IEEE Trans. Circuits Syst. 2 Analog Digit. Signal Process."},{"issue":"2","key":"180_CR4","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1109\/72.485671","volume":"7","author":"G. Cauwenberghs","year":"1996","unstructured":"Cauwenberghs G.: An analog VLSI recurrent neural network learning a continuous-time trajectory. IEEE Trans. Neural Netw. 7(2), 346\u2013361 (1996)","journal-title":"IEEE Trans. Neural Netw."},{"issue":"5","key":"180_CR5","doi-asserted-by":"crossref","first-page":"547","DOI":"10.1109\/TC.1987.1676939","volume":"C-36","author":"W.J. Dally","year":"1987","unstructured":"Dally W.J., Seitz C.L.: Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. Comput. C-36(5), 547\u2013553 (1987)","journal-title":"IEEE Trans. Comput."},{"key":"180_CR6","doi-asserted-by":"crossref","unstructured":"Davison, A.P., Br\u00fcderle, D., Eppler, J., Kremkow, J., Muller, E., Pecevski, D., Perrinet, L., Yger, P.: PyNN: a common interface for neuronal network simulators. Frontiers Neuroinform. 2(11) (2009)","DOI":"10.3389\/neuro.11.011.2008"},{"issue":"4","key":"180_CR7","doi-asserted-by":"crossref","first-page":"613","DOI":"10.1088\/0954-898X\/14\/4\/301","volume":"14","author":"A. Delorme","year":"2003","unstructured":"Delorme A., Thorpe S.J.: SpikeNET: an event-driven simulation package for modelling large networks of spiking neurons. Network Comput. Neural Syst. 14(4), 613\u2013627 (2003)","journal-title":"Network Comput. Neural Syst."},{"key":"180_CR8","doi-asserted-by":"crossref","unstructured":"Fieres, J., Schemmel, J., Meier, K.: Realizing biological spiking network models in a configurable wafer-scale hardware system. In: Proceedings of 2008 International Joint Conference on Neural Networks (IJCNN2008), pp. 969\u2013976. IEEE Press, NJ (2008)","DOI":"10.1109\/IJCNN.2008.4633916"},{"issue":"Supplement 1","key":"180_CR9","first-page":"381","volume":"1","author":"B. Furman","year":"1988","unstructured":"Furman B., White J., Abidi A.A.: CMOS analog IC implementing the back propagation algorithm. Neural Netw. 1(Supplement 1), 381 (1988)","journal-title":"Neural Netw."},{"key":"180_CR10","doi-asserted-by":"crossref","unstructured":"Galluppi, F., Rast, A., Davies, S., Furber, S.: A General-purpose Model Translation System for a Universal Neural Chip. In: Proceedings of 2010 International Conference on Neural Information Processing (ICONIP 2010). Springer, Berlin (2010)","DOI":"10.1007\/978-3-642-17537-4_8"},{"issue":"4","key":"180_CR11","doi-asserted-by":"crossref","first-page":"1430","DOI":"10.4249\/scholarpedia.1430","volume":"2","author":"M.O. Gewaltig","year":"2007","unstructured":"Gewaltig M.O., Diesmann M.: NEST (NEural Simulation Tool). Scholarpedia 2(4), 1430 (2007)","journal-title":"Scholarpedia"},{"key":"180_CR12","doi-asserted-by":"crossref","unstructured":"Glackin, B., McGinnity, T.M., Maguire, L.P., Wu, Q.X., Belatreche, A.: A novel approach for the implementation of large scale spiking neural networks on FPGA hardware. In: Proceedings of 8th Internatioal Work Conference on Artificial Neural Networks (IWANN 2005), pp. 552\u2013563. Springer, Berlin (2005)","DOI":"10.1007\/11494669_68"},{"key":"180_CR13","doi-asserted-by":"crossref","unstructured":"Goodman, D., Brette, R.: Brian: a simulator for spiking neural networks in Python. Frontiers Neuroinform. 2(5) (2008)","DOI":"10.3389\/neuro.11.005.2008"},{"key":"180_CR14","unstructured":"Graf, H.P., Hubbard, W., Jackel, L.D., de Vegvar, P.G.N.: A CMOS Associative Memory Chip. In: Proceedings of IEEE First International Conference on Neural Networks, pp. 461\u2013468 (1987)"},{"issue":"7","key":"180_CR15","doi-asserted-by":"crossref","first-page":"1479","DOI":"10.1371\/journal.pbio.0060159","volume":"6","author":"P. Hagmann","year":"2008","unstructured":"Hagmann P., Cammoun L., Gigandet X., Meuli R., Honey C.J., Wedeen V.J., Sporns O.: Mapping the structural core of human cerebral cortex. PLoS Biology 6(7), 1479\u20131493 (2008)","journal-title":"PLoS Biology"},{"key":"180_CR16","doi-asserted-by":"crossref","unstructured":"Harkin, J., Morgan, F., Hall, S., Dudek, P., Dowrick, T., McDaid, L.: Reconfigurable platforms and the challenges for large-scale implementations of spiking neural networks. In: Proceedings of 2008 International Conference on Field Programmable Logic and Applications (FPL 2008), pp. 483\u2013486 (2008)","DOI":"10.1109\/FPL.2008.4629989"},{"issue":"1","key":"180_CR17","first-page":"41","volume":"18","author":"G. Hayon","year":"2005","unstructured":"Hayon G., Abeles M., Lehmann D.: A model for representing the dynamics of a system of synfire chains. J. Comput. Sci. 18(1), 41\u201353 (2005)","journal-title":"J. Comput. Sci."},{"issue":"6","key":"180_CR18","doi-asserted-by":"crossref","first-page":"1179","DOI":"10.1162\/neco.1997.9.6.1179","volume":"9","author":"M.L. Hines","year":"1997","unstructured":"Hines M.L., Carnevale N.T.: The NEURON simulation environment. Neural Comput. 9(6), 1179\u20131209 (1997)","journal-title":"Neural Comput."},{"key":"180_CR19","doi-asserted-by":"crossref","unstructured":"Holler, M., Tam, S., Castro, H., Benson, R.: An electrically trainable artificial neural network (ETANN) with 10240 \u201cFloating Gate\u201d Synapses. In: Proceedings of 1989 Internatiional Joint Conference on Neural Networks (IJCNN1989), pp. 191\u2013196 (1989)","DOI":"10.1109\/IJCNN.1989.118698"},{"issue":"1","key":"180_CR20","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1109\/TNN.2005.860850","volume":"17","author":"G. Indiveri","year":"2006","unstructured":"Indiveri G., Chicca E., Douglas R.: A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Trans. Neural Netw. 17(1), 211\u2013221 (2006)","journal-title":"IEEE Trans. Neural Netw."},{"key":"180_CR21","doi-asserted-by":"crossref","first-page":"1569","DOI":"10.1109\/TNN.2003.820440","volume":"14","author":"E. Izhikevich","year":"2003","unstructured":"Izhikevich E.: Simple model of spiking neurons. IEEE Trans. Neural Netw. 14, 1569\u20131572 (2003)","journal-title":"IEEE Trans. Neural Netw."},{"issue":"9","key":"180_CR22","doi-asserted-by":"crossref","first-page":"3593","DOI":"10.1073\/pnas.0712231105","volume":"105","author":"E. Izhikevich","year":"2008","unstructured":"Izhikevich E., Edelman G.M.: Large-scale model of mammalian thalamocortical systems. Proc. Natl. Acad. Sci. USA 105(9), 3593\u20133598 (2008)","journal-title":"Proc. Natl. Acad. Sci. USA"},{"issue":"5","key":"180_CR23","doi-asserted-by":"crossref","first-page":"1063","DOI":"10.1109\/TNN.2004.832719","volume":"15","author":"E.M. Izhikevich","year":"2004","unstructured":"Izhikevich E.M.: Which model to use for cortical spiking neurons. IEEE Trans. Neural Netw. 15(5), 1063\u20131070 (2004)","journal-title":"IEEE Trans. Neural Netw."},{"issue":"3","key":"180_CR24","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1016\/0743-7315(92)90065-U","volume":"14","author":"M. James","year":"1992","unstructured":"James M., Hoang D.: Design of low-cost, real-time simulation systems for large neural networks. J. Parallel Distrib. Comput. 14(3), 221\u2013235 (1992)","journal-title":"J. Parallel Distrib. Comput."},{"key":"180_CR25","doi-asserted-by":"crossref","unstructured":"Jin, X., , Luj\u00e1n, M., Khan, M.M., Plana, L.A., Rast, A.D., Welbourne, S.R., Furber, S.B.: Efficient parallel implementation of multilayer backpropagation network on torus-connected CMPs. In: Proceedings of 2010 ACM International Conference on Computing Frontiers (CF\u201910), pp. 89\u201390 (2010)","DOI":"10.1145\/1787275.1787297"},{"key":"180_CR26","unstructured":"Jin, X., Furber, S., Woods, J.: Efficient modelling of spiking neural networks on a scalable chip multiprocessor. In: Proceedings of 2008 International Joint Conference on Neural Networks (IJCNN2008) (2008)"},{"key":"180_CR27","doi-asserted-by":"crossref","unstructured":"Jin, X., Rast, A., Galluppi, F., Khan, M.M., Furber, S.: Implementing learning on the SpiNNaker universal neural chip multiprocessor. In: Proceedings of 2009 International Conference on Neural Information Processing (ICONIP 2009). Springer, Berlin (2009)","DOI":"10.1007\/978-3-642-10677-4_48"},{"issue":"1","key":"180_CR28","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1016\/j.neunet.2006.05.029","volume":"20","author":"C. Johansson","year":"2007","unstructured":"Johansson C., Lansner A.: Towards cortex sized artificial neural systems. Neural Netw. 20(1), 48\u201361 (2007)","journal-title":"Neural Netw."},{"key":"180_CR29","doi-asserted-by":"crossref","unstructured":"Khan, M., Lester, D., Plana, L., Rast, A., Jin, X., Painkras, E., Furber, S.: SpiNNaker: Mapping Neural Networks onto a Massively-Parallel Chip Multiprocessor. In: Proceedings of 2008 International Joint Conference on Neural Networks (IJCNN2008) (2008)","DOI":"10.1109\/IJCNN.2008.4634199"},{"issue":"3","key":"180_CR30","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1109\/72.217193","volume":"4","author":"J. Lazzaro","year":"1993","unstructured":"Lazzaro J., Wawrzynek J., Mahowald M., Silviotti M., Gillespie D.: Silicon auditory processors as computer peripherals. IEEE Trans. Neural Netw. 4(3), 523\u2013528 (1993)","journal-title":"IEEE Trans. Neural Netw."},{"issue":"9","key":"180_CR31","doi-asserted-by":"crossref","first-page":"1299","DOI":"10.1109\/4.149421","volume":"27","author":"B.J. Lee","year":"1992","unstructured":"Lee B.J., Sheu B.W.: General-purpose neural chips with electrically programmable synapses and gain-adjustable neurons. IEEE J. Solid-State Circuits 27(9), 1299\u20131302 (1992)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"11","key":"180_CR32","doi-asserted-by":"crossref","first-page":"2745","DOI":"10.1162\/neco.2008.10-07-622","volume":"20","author":"W.H. Lytton","year":"2008","unstructured":"Lytton W.H., Omurtag A., Neymotin S.A., Hines M.L.: Just-in-Time connectivity for large spiking networks. Neural Comput. 20(11), 2745\u20132756 (2008)","journal-title":"Neural Comput."},{"issue":"1\u20133","key":"180_CR33","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1016\/j.neucom.2006.11.029","volume":"71","author":"L. Maguire","year":"2007","unstructured":"Maguire L., McGinnity T.M., Glackin B., Ghani A., Belatreche A., Harkin J.: Challenges for large-scale implementations of spiking neural networks on FPGAs. Neurocomputing 71(1\u20133), 13\u201329 (2007)","journal-title":"Neurocomputing"},{"issue":"10","key":"180_CR34","doi-asserted-by":"crossref","first-page":"2305","DOI":"10.1162\/089976600300014953","volume":"12","author":"M. Mattia","year":"2000","unstructured":"Mattia M., Guidice P.D.: Efficient event-driven simulation of large networks of spiking neurons and dynamical synapses. Neural Comput. 12(10), 2305\u20132329 (2000)","journal-title":"Neural Comput."},{"issue":"5","key":"180_CR35","doi-asserted-by":"crossref","first-page":"980","DOI":"10.1109\/TNN.2003.816060","volume":"14","author":"N. Mehrtash","year":"2003","unstructured":"Mehrtash N., Jung D., Hellmich H., Sch\u00f6nauer T., Lu V.T., Klar H.: Synaptic plasticity in spiking neural networks (SP2INN): a System Approach. IEEE Trans. Neural Netw. 14(5), 980\u2013992 (2003)","journal-title":"IEEE Trans. Neural Netw."},{"issue":"2","key":"180_CR36","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1007\/s10827-006-7949-5","volume":"21","author":"M. Migliore","year":"2006","unstructured":"Migliore M., Cannia C., Lytton W.W., Markram H., Hines M.L.: Parallel network simulations with NEURON. J. Comput. Neurosci. 21(2), 119\u2013129 (2006)","journal-title":"J. Comput. Neurosci."},{"key":"180_CR37","unstructured":"Mouraud, A., Paugam-Moisy, H., Puzenat, D.: A distributed and multithreaded neural event driven simulation framework. In: Proceedings of IASTED International Conference on Parallel and Distributed Computing and Networks, pp. 212\u2013217 (2006)"},{"key":"180_CR38","doi-asserted-by":"crossref","unstructured":"Nageswaran, J.M., Dutt, N., Krichmar, J.L., Nicolau, A.: A configurable simulation environment for the efficient simulation of large-scale spiking neural networks on graphics processors. Neural Netw. 22(5\u20136) (2007)","DOI":"10.1016\/j.neunet.2009.06.028"},{"key":"180_CR39","doi-asserted-by":"crossref","unstructured":"Navaridas, J., Luj\u00e1n, M., Miguel-Alonso, J., Plana, L.A., Furber, S.B.: Understanding the interconnection network of SpiNNaker. In: Proceedings of 23rd International Conference on Supercomputing (ICS\u201909), pp. 286\u2013295 (2009)","DOI":"10.1145\/1542275.1542317"},{"issue":"1","key":"180_CR40","doi-asserted-by":"crossref","first-page":"494","DOI":"10.1016\/j.simpat.2010.08.008","volume":"19","author":"J. Navaridas","year":"2011","unstructured":"Navaridas J., Miguel-Alonso J., Pascual J.A., Ridruejo F.J.: Simulating and evaluating interconnection networks with INSEE. Simul. Modell. Pract. Theory 19(1), 494\u2013515 (2011)","journal-title":"Simul. Modell. Pract. Theory"},{"key":"180_CR41","doi-asserted-by":"crossref","unstructured":"Navaridas, J., Plana, L.A., Miguel-Alonso, J., Luj\u00e1n, M., Furber, S.B.: SpiNNaker: impact of traffic locality, causality and burstiness on the performance of the interconnection Network. In: Proceedings of 2010 ACM Conference on Computing Frontiers (CF\u201910), pp. 11\u201319 (2010)","DOI":"10.1145\/1787275.1787278"},{"key":"180_CR42","doi-asserted-by":"crossref","unstructured":"Orellana, C.G., Caballero, R.G., Velasco, H.M.G., Aligue, F.J.L.: NeuSim: a modular neural networks simulator for Beowulf clusters. In: Proceedings of 6th International Work-Conference on Artifical and Natural Neural Networks (IWANN 2001), Part II, pp. 72\u201379. Springer, Berlin (2001)","DOI":"10.1007\/3-540-45723-2_8"},{"issue":"1\u20132","key":"180_CR43","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1023\/A:1008240229616","volume":"13","author":"F.J. Pelayo","year":"1997","unstructured":"Pelayo F.J., Ros E., Arreguit X., Prieto A.: VLSI implementation of a neural model using spikes. Analog Integr. Circuits Signal Process. 13(1\u20132), 111\u2013121 (1997)","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"5","key":"180_CR44","doi-asserted-by":"crossref","first-page":"454","DOI":"10.1109\/MDT.2007.149","volume":"24","author":"L. Plana","year":"2007","unstructured":"Plana L., Furber S., Temple S., Khan M., Shi Y., Wu J., Yang S.: A GALS infrastructure for a massively parallel multiprocessor. IEEE Design Test Comput. 24(5), 454\u2013463 (2007)","journal-title":"IEEE Design Test Comput."},{"key":"180_CR45","doi-asserted-by":"crossref","unstructured":"Porrmann, M., Witkowski, U., Kalte, H., R\u00fcckert, U.: Implementation of artificial neural networks on a reconfigurable hardware accelerator. In: Proceedings of 2002 Euromicro Conference on Parallel, Distributed, and Network-based processing, pp. 243\u2013250 (2002)","DOI":"10.1109\/EMPDP.2002.994279"},{"key":"180_CR46","doi-asserted-by":"crossref","unstructured":"Rast, A., Jin, X., Khan, M., Furber, S.: The deferred event model for hardware-oriented spiking neural networks. In: Proceedings of 2008 International Conference on Neural Information Processing (ICONIP 2008). Springer, Berlin (2009)","DOI":"10.1007\/978-3-642-03040-6_128"},{"key":"180_CR47","doi-asserted-by":"crossref","unstructured":"Rast, A., Khan, M.M., Jin, X., Plana, L.A., Furber, S.: A universal abstract-time platform for real-time neural networks. In: Proceedings of 2009 International Joint Conference on Neural Networks (IJCNN2009), pp. 2611\u20132618 (2009)","DOI":"10.1109\/IJCNN.2009.5179067"},{"key":"180_CR48","doi-asserted-by":"crossref","unstructured":"Rast, A., Welbourne, S., Jin, X., Furber, S.: Optimal connectivity in hardware-targetted MLP networks. In: Proceedings of 2009 International Joint Conference on Neural Networks (IJCNN2009), pp. 2619\u20132626 (2009)","DOI":"10.1109\/IJCNN.2009.5178831"},{"key":"180_CR49","doi-asserted-by":"crossref","unstructured":"Rast, A., Yang, S., Khan, M., Furber, S.: Virtual synaptic interconnect using an asynchronous network-on-chip. In: Proceedings of 2008 International Joint Conference on Neural Networks (IJCNN2008) (2008)","DOI":"10.1109\/IJCNN.2008.4634181"},{"key":"180_CR50","doi-asserted-by":"crossref","unstructured":"Rast, A.D., Galluppi, F., Jin, X., Furber, S.B.: The Leaky Integrate-and-Fire Neuron: A Platform for Synaptic Model Exploration on the SpiNNaker Chip. In: Proceedings of 2010 International Joint Conference Neural Networks (IJCNN2010), pp. 3959\u20133966 (2010)","DOI":"10.1109\/IJCNN.2010.5596364"},{"key":"180_CR51","doi-asserted-by":"crossref","unstructured":"Rast, A.D., Jin, X., Galluppi, F., Plana, L.A., Patterson, C., Furber, S.B.: Scalable event-driven native parallel processing: the SpiNNaker neuromimetic System. In: Proceedings of 2010 ACM Conference on Computing Frontiers (CF\u201910), pp. 20\u201329 (2010)","DOI":"10.1145\/1787275.1787279"},{"key":"180_CR52","doi-asserted-by":"crossref","unstructured":"Rice, K.L., Vutsinas, C.N., Taha, T.M.: A preliminary investigation of a neocortex model implementation on the cray XD1. In: Proceedings of 2007 ACM\/IEEE International Conference on Supercomputing (SC\u201907), pp. 1\u20138 (2007)","DOI":"10.1145\/1362622.1362626"},{"issue":"12","key":"180_CR53","doi-asserted-by":"crossref","first-page":"2959","DOI":"10.1162\/neco.2006.18.12.2959","volume":"18","author":"E. Ros","year":"2006","unstructured":"Ros E., Carrillo R., Ortigosa E.M.: Event-driven simulation scheme for spiking neural networks using lookup tables to characterize neuronal activity. Neural Comput. 18(12), 2959\u20132993 (2006)","journal-title":"Neural Comput."},{"key":"180_CR54","doi-asserted-by":"crossref","unstructured":"R\u00fcckert, U.: ULSI architectures for artificial neural networks. In: Proceedings of 9th Euromicro Workshop on Parallel and Distributed Processing, pp. 436\u2013442 (2001)","DOI":"10.1109\/EMPDP.2001.905072"},{"key":"180_CR55","doi-asserted-by":"crossref","unstructured":"Steinkraus, D., Buck, I., Simard, P.Y.: Using GPUs for machine learning algorithms. In: Proceedings 8th International Conference on Document Analysis and Recognition, pp. 1115\u20131120 (2005)","DOI":"10.1109\/ICDAR.2005.251"},{"issue":"5","key":"180_CR56","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1016\/j.micpro.2004.08.012","volume":"29","author":"A. Upegui","year":"2005","unstructured":"Upegui A., Pe\u00f1a-Reyes C.A., Sanchez E.: An FPGA platform for on-line topology exploration of spiking neural networks. Microprocess. Microsyst. 29(5), 211\u2013223 (2005)","journal-title":"Microprocess. Microsyst."},{"issue":"1","key":"180_CR57","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1109\/TNN.2006.883007","volume":"18","author":"R.J. Vogelstein","year":"2007","unstructured":"Vogelstein R.J., Mallik U., Vogelstein J.T., Cauwenberghs G.: Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses. IEEE Trans. Neural Netw. 18(1), 253\u2013265 (2007)","journal-title":"IEEE Trans. Neural Netw."},{"key":"180_CR58","unstructured":"Watts, L.: Event-driven simulation of networks of spiking neurons. In: Advances in Neural Information Processing (NIPS) 6, pp. 927\u2013934. Morgan Kaufmann Publishers, Waltham (1994)"},{"key":"180_CR59","doi-asserted-by":"crossref","unstructured":"Yasunaga, M., Masuda, N., Yagyu, M., Asai, M., Yamada, M., Masaki, A.: Design, Fabrication and Evaluation of a 5-inch Wafer Scale Neural Network LSI Composed of 576 Digital Neurons. In: Proceedings of 1990 International Joint Conference Neural Networks (IJCNN1990), pp. 527\u2013535 (1990)","DOI":"10.1109\/IJCNN.1990.137618"},{"issue":"3","key":"180_CR60","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1109\/TBCAS.2010.2048566","volume":"4","author":"T. Yu","year":"2010","unstructured":"Yu T., Cauwenberghs G.: Analog VLSI biophysical neurons and synapses with programmable membrane channel kinetics. IEEE Trans. Biomed. Circuits Syst. 4(3), 139\u2013148 (2010)","journal-title":"IEEE Trans. Biomed. Circuits Syst."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.springerlink.com\/index\/pdf\/10.1007\/s10766-011-0180-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T07:43:28Z","timestamp":1741333408000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-011-0180-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7,23]]},"references-count":60,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2012,12]]}},"alternative-id":["180"],"URL":"https:\/\/doi.org\/10.1007\/s10766-011-0180-7","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2011,7,23]]}}}