{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,6]],"date-time":"2025-04-06T19:10:08Z","timestamp":1743966608730,"version":"3.40.3"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2012,8,10]],"date-time":"2012-08-10T00:00:00Z","timestamp":1344556800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1007\/s10766-012-0210-0","type":"journal-article","created":{"date-parts":[[2012,8,9]],"date-time":"2012-08-09T12:04:28Z","timestamp":1344513868000},"page":"198-218","source":"Crossref","is-referenced-by-count":2,"title":["Removal of Conflicts in Hardware Transactional Memory Systems"],"prefix":"10.1007","volume":"42","author":[{"given":"M. M.","family":"Waliullah","sequence":"first","affiliation":[]},{"given":"Per","family":"Stenstrom","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2012,8,10]]},"reference":[{"key":"210_CR1","unstructured":"Alameldeen, A.R., Wood, D.A.: Variability in architectural simulations of multi-threaded workloads. In: Proceedings of the 9th Annual International Symposium on High-Performance Computer Architecture, Anaheim, CA, 8\u201312 Feb 2003"},{"key":"210_CR2","doi-asserted-by":"crossref","unstructured":"Ananian, C.S., Asanovi\u2019c, K., Kuszmaul, B.C., Leiserson, C.E., Lie, S.: Unbounded transactional memory. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture (HPCA\u201905), pp. 316\u2013327, San Francisco, CA, Feb 2005","DOI":"10.1109\/HPCA.2005.41"},{"key":"210_CR3","doi-asserted-by":"crossref","unstructured":"Bobba, J., Moore, K.E., Yen, L., Volos, H., Hill, M.D., Swift, M.M., Wood, D.A.: Performance pathologies in hardware transactional memory. In: Proceedings of the 34th International Symposium on Computer Architecture, June 2007","DOI":"10.1145\/1250662.1250674"},{"key":"210_CR4","doi-asserted-by":"crossref","unstructured":"Ceze, L., Tuck, J., Cascaval, C., Torrellas, J.: Bulk disambiguation of speculative threads in multiprocessors. In: Proceedings of the 33rd International Symposium on Computer Architecture, June 2006","DOI":"10.1109\/ISCA.2006.13"},{"key":"210_CR5","doi-asserted-by":"crossref","unstructured":"Chen, Y.S., Dubios, M.: Cache protocols with partial block invalidations. In: Proceedings of 7th International Parallel Processing Symposium, CA, USA, April 1993","DOI":"10.1109\/IPPS.1993.262850"},{"key":"210_CR6","doi-asserted-by":"crossref","unstructured":"Colohan, C.B., Aliamaki, A., Steffan, J.G., Mowry, T.C.: Tolerating dependences between large speculative threads via sub-threads. In: Proceedings of the 33rd International Symposium on Computer Architecture, pp. 216\u2013226, Boston, MA, June 2006","DOI":"10.1145\/1150019.1136504"},{"key":"210_CR7","volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"D.E. Culler","year":"1998","unstructured":"Culler D.E., Gupta A., Singh J.P.: Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann Publishers Inc., California (1998)"},{"key":"210_CR8","unstructured":"Dahlgren, F., Dubois, M., Stenstrom, P.: Sequential hardware prefetching in shared-memory multiprocessors. IEEE Trans. Parallel Distrib. Syst. 6(7), 733\u2013746 (1995)"},{"key":"210_CR9","doi-asserted-by":"crossref","unstructured":"Dubois, M., Skeppstedt, J., Ricciulli, L., Ramamurthy, K., Stenstrom, P.: The detection and elimination of useless misses in multiprocessors. In: Proceedings of the 20th International Symposium on Computer Architecture, San Diego, CA, USA (1993)","DOI":"10.1109\/ISCA.1993.698548"},{"key":"210_CR10","doi-asserted-by":"crossref","unstructured":"Hammond, L., Wong, V., Chen, M., Hertzberg, B., Carlstrom, B., Davis, J., Prabhu, M., Wijaya, H., Kozyrakis C., Olukotun, K.: Transactional memory coherence and consistency. In: Proceedings of the 31st Annual International Symposium on Computer Architecture, pp. 102\u2013113, M\u00fcnchen, Germany, 19\u201323 June 2004","DOI":"10.1145\/1028176.1006711"},{"key":"210_CR11","doi-asserted-by":"crossref","unstructured":"Harris, T., Larus, J., Rajwar, R.: Transactional memory. Synthesis Lectures on Computer Architecture, vol. 5, no. 1, June 2010","DOI":"10.2200\/S00272ED1V01Y201006CAC011"},{"key":"210_CR12","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: Proceedings of the 20th International Symposium on Computer Architecture, pp. 289\u2013300 May 1993","DOI":"10.1109\/ISCA.1993.698569"},{"key":"210_CR13","doi-asserted-by":"crossref","unstructured":"Kamble, M.B., Ghose, K.: Analytical energy dissipation models for low power caches. In: Proceedings of the International Symposium on Low Power Electronics and Design, pp. 143\u2013148, Aug 1997","DOI":"10.1145\/263272.263310"},{"key":"210_CR14","doi-asserted-by":"crossref","unstructured":"Lepak, K.M., Bell, G.B., Lipasti, M.H.: Silent stores and store value locality. IEEE Trans. Comput. 50(11) (2001)","DOI":"10.1109\/12.966493"},{"key":"210_CR15","doi-asserted-by":"crossref","unstructured":"Lupon, M., Magklis, G., Gonzalez, A.: FASTM: a log-based hardware transactional memory with fast abort recovery. In: Proceedings of the 18th International Conference on Parallel Architectures and Compilation Techniques, 12\u201316 Sept 2009","DOI":"10.1109\/PACT.2009.19"},{"issue":"5","key":"210_CR16","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/2.982916","volume":"3","author":"P.S. Magnusson","year":"2002","unstructured":"Magnusson P.S., Christensson M., Eskilson J., Forsgren D., Hallberg G., Hogberg J., Larsson F., Moestedt A., Werner B.: Simics: a full system simulation platform. IEEE Comput. 3(5), 50\u201358 (2002)","journal-title":"IEEE Comput."},{"key":"210_CR17","doi-asserted-by":"crossref","unstructured":"McDonald, A., Chung, J., Carlstrom, B.D., Minh, C.C., Chafi, H., Kozyrakis, C., Olukotun K.: Architectural semantics for practical transactional memory. In: Proceedings of the 33rd annual international symposium on computer architecture, Boston, MA, 17\u201321 June 2006","DOI":"10.1109\/ISCA.2006.9"},{"key":"210_CR18","unstructured":"Minh, C.C., Chung, J., Kozyrakis, C., Olukotun, K.: STAMP: stanford transactional applications for multi-processing. In: Proceedings of the International Symposium on Workload Characterization, September 2008"},{"key":"210_CR19","doi-asserted-by":"crossref","unstructured":"Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood D.A.: LogTM: log-based transactional memory. In: Proceedings of the 12th Annual International Symposium on High Performance Computer Architecture (HPCA-12), pp. 258\u2013269, Austin, TX, 11\u201315 Feb 2006","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"210_CR20","doi-asserted-by":"crossref","unstructured":"Moravan, M.J., Bobba, J., Moore, K.E., Yen, L., Hill, M.D., Liblit, B., Seift, M.M., Wood, D.A.: Supporting nested transactional memory in LogTM. In: Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOSXII), pp. 359\u2013370 (2006)","DOI":"10.1145\/1168857.1168902"},{"key":"210_CR21","doi-asserted-by":"crossref","unstructured":"Negi, A., Waliullah, M.M., Stenstrom, P.: LV*: a low complexity lazy versioning HTM infrastructure. In: Proceedings of 10th IEEE IC-SAMOS, July 2010","DOI":"10.1145\/1882453.1882460"},{"key":"210_CR22","doi-asserted-by":"crossref","unstructured":"Rajwar, R., Herlihy, M., Lai, L.: Virtualizing transactional memory. In: Proceedings of the 32nd International Symposium on Computer Architecture, pp. 494\u2013505, June 2005","DOI":"10.1145\/1080695.1070011"},{"issue":"1","key":"210_CR23","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1007\/s10766-010-0146-1","volume":"9","author":"A. Shriraman","year":"2010","unstructured":"Shriraman A., Dwarkadas S.: Analyzing conflicts in hardware-supported memory transactions. Int. J. Parallel Program 9(1), 33\u201361 (2010)","journal-title":"Int. J. Parallel Program"},{"key":"210_CR24","unstructured":"Tabba, F., Hay, A.W., Goodman, J.R.: Transactional value prediction. In: Proceedings of the ACM SIGPLAN Workshop on Transactional Computing, Feb 2009"},{"key":"210_CR25","doi-asserted-by":"crossref","unstructured":"Tomi\u0107, S., Perfumo, C., Kulkarni, C., Armejach, A., Cristal, A., Unsal, O., Haris, T., Valero, M.: EazyHTM: eager-lazy hardware transactional memory. In: Proceedings of the 42nd International Symposium on Microarchitecture, New York, Dec 2009","DOI":"10.1145\/1669112.1669132"},{"key":"210_CR26","doi-asserted-by":"crossref","unstructured":"Waliullah, M.M., Stenstrom, P.: Intermediate checkpointing with conflicting access prediction in transactional memory systems. In: Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium (IPDPS), Miami, FL, USA, April 2008","DOI":"10.1109\/IPDPS.2008.4536249"},{"key":"210_CR27","doi-asserted-by":"crossref","unstructured":"Waliullah, M.M., Stenstrom, P.: Classification and elimination of conflicts in hardware transactional memory systems. In: 23rd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD\u20192011), Vit\u00f3ria, Esp\u00edrito Santo, Brazil, Oct 2011","DOI":"10.1109\/SBAC-PAD.2011.18"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-012-0210-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-012-0210-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-012-0210-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,6]],"date-time":"2025-04-06T18:43:23Z","timestamp":1743965003000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-012-0210-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8,10]]},"references-count":27,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,2]]}},"alternative-id":["210"],"URL":"https:\/\/doi.org\/10.1007\/s10766-012-0210-0","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2012,8,10]]}}}