{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T04:33:39Z","timestamp":1744173219576,"version":"3.40.3"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2012,9,21]],"date-time":"2012-09-21T00:00:00Z","timestamp":1348185600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1007\/s10766-012-0222-9","type":"journal-article","created":{"date-parts":[[2012,9,20]],"date-time":"2012-09-20T11:52:41Z","timestamp":1348141961000},"page":"212-235","source":"Crossref","is-referenced-by-count":0,"title":["A Parallel Dynamic Binary Translator for Efficient Multi-Core Simulation"],"prefix":"10.1007","volume":"41","author":[{"given":"Oscar","family":"Almer","sequence":"first","affiliation":[]},{"given":"Igor","family":"B\u00f6hm","sequence":"additional","affiliation":[]},{"given":"Tobias Edler","family":"von Koch","sequence":"additional","affiliation":[]},{"given":"Bj\u00f6rn","family":"Franke","sequence":"additional","affiliation":[]},{"given":"Stephen","family":"Kyle","sequence":"additional","affiliation":[]},{"given":"Volker","family":"Seeker","sequence":"additional","affiliation":[]},{"given":"Christopher","family":"Thompson","sequence":"additional","affiliation":[]},{"given":"Nigel","family":"Topham","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2012,9,21]]},"reference":[{"key":"222_CR1","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1145\/1496909.1496921","volume":"43","author":"E. Argollo","year":"2009","unstructured":"Argollo E., Falc\u00f3n A., Faraboschi P., Monchiero M., Ortega D.: COTSon: infrastructure for full system simulation. SIGOPS Oper. Syst. Rev. 43, 52\u201361 (2009). doi: 10.1145\/1496909.1496921","journal-title":"SIGOPS Oper. Syst. Rev."},{"key":"222_CR2","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/L-CA.2007.12","volume":"6","author":"D. August","year":"2007","unstructured":"August D., Chang J., Girbal S., Gracia-Perez D., Mouchard G., Penry D.A., Temam O., Vachharajani N.: Unisim: an open simulation environment and library for complex architecture design and collaborative development. IEEE Comput. Archit. Lett. 6, 45\u201348 (2007). doi: 10.1109\/L-CA.2007.12","journal-title":"IEEE Comput. Archit. Lett."},{"key":"222_CR3","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin T., Larson E., Ernst D.: SimpleScalar: an infrastructure for computer system modeling. Computer 35, 59\u201367 (2002). doi: 10.1109\/2.982917","journal-title":"Computer"},{"key":"222_CR4","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1145\/857076.857077","volume":"35","author":"J. Aycock","year":"2003","unstructured":"Aycock J.: A brief history of just-in-time. ACM Comput. Surv. 35, 97\u2013113 (2003)","journal-title":"ACM Comput. Surv."},{"key":"222_CR5","unstructured":"Bellard, F.: QEMU, a fast and portable dynamic translator. In: Proceedings of the 2005 USENIX Annual Technical Conference, ATEC \u201905, pp. 41\u201341. USENIX Association, Berkeley, CA, USA (2005)"},{"key":"222_CR6","doi-asserted-by":"crossref","unstructured":"B\u00f6hm, I., Franke, B., Topham, N.P.: Cycle-accurate performance modelling in an ultra-fast just-in-time dynamic binary translation instruction set simulator. In: Kurdahi, F.J., Takala J. (eds.) ICSAMOS, pp. 1\u201310. IEEE (2010)","DOI":"10.1109\/ICSAMOS.2010.5642102"},{"key":"222_CR7","doi-asserted-by":"crossref","unstructured":"B\u00f6hm, I., Edler von Koch, T.J., Kyle, S., Franke, B., Topham, N.: Generalized just-in-time trace compilation using a parallel task farm in a dynamic binary translator. In: Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI\u201911), ACM (2011)","DOI":"10.1145\/1993498.1993508"},{"key":"222_CR8","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1145\/1577129.1577134","volume":"37","author":"J. Chen","year":"2009","unstructured":"Chen J., Annavaram M., Dubois M.: SlackSim: a platform for parallel simulations of CMPs on CMPs. SIGARCH Comput. Archit. News 37, 20\u201329 (2009). doi: 10.1145\/1577129.1577134","journal-title":"SIGARCH Comput. Archit. News"},{"key":"222_CR9","doi-asserted-by":"crossref","first-page":"176","DOI":"10.1145\/643114.643116","volume":"12","author":"M. Chidester","year":"2002","unstructured":"Chidester M., George A.: Parallel simulation of chip-multiprocessor architectures. ACM Trans. Model. Comput. Simul. 12, 176\u2013200 (2002). doi: 10.1145\/643114.643116","journal-title":"ACM Trans. Model. Comput. Simul."},{"key":"222_CR10","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/L-CA.2009.44","volume":"8","author":"D. Chiou","year":"2009","unstructured":"Chiou D., Angepat H., Patil N., Sunwoo D.: Accurate functional-first multicore simulators. IEEE Comput. Archit. Lett. 8, 64\u201367 (2009). doi: 10.1109\/L-CA.2009.44","journal-title":"IEEE Comput. Archit. Lett."},{"key":"222_CR11","doi-asserted-by":"crossref","unstructured":"Chiou, D., Sunwoo, D., Angepat, H., Kim, J., Patil, N., Reinhart, W., Johnson, D.: Parallelizing computer system simulators. In: Parallel and Distributed Processing, 2008, IPDPS 2008. IEEE International Symposium on, pp. 1\u20135 (2008). doi: 10.1109\/IPDPS.2008.4536407","DOI":"10.1109\/IPDPS.2008.4536407"},{"key":"222_CR12","first-page":"326","volume":"0","author":"E.S. Chung","year":"2007","unstructured":"Chung E.S., Nurvitadhi E., Hoe J.C., Falsafi B., Mai K.: PROToFLEX: FPGA-accelerated hybrid functional simulator. Parallel Distrib. Process. Symp. Int. 0, 326 (2007). doi: 10.1109\/IPDPS.2007.370516","journal-title":"Parallel Distrib. Process. Symp. Int."},{"key":"222_CR13","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1145\/1534916.1534925","volume":"2","author":"E.S. Chung","year":"2009","unstructured":"Chung E.S., Papamichael M.K., Nurvitadhi E., Hoe J.C., Mai K., Falsafi B.: ProtoFlex: towards scalable, full-system multiprocessor simulations using FPGAs. ACM Trans. Reconfigurable Technol. Syst. 2, 15\u201311532 (2009). doi: 10.1145\/1534916.1534925","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"222_CR14","unstructured":"Covington, R., Dwarkada, S., Jump, J.R., Sinclair, J.B., Madala, S.: The efficient simulation of parallel computer systems. Int. J. Comput. Simul. 1(1), 31\u201358 (1991)"},{"key":"222_CR15","unstructured":"EnCore embedded processor. URL: http:\/\/groups.inf.ed.ac.uk\/pasta\/hw_encore.html"},{"key":"222_CR16","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/1054907.1054914","volume":"31","author":"N. Hardavellas","year":"2004","unstructured":"Hardavellas N., Somogyi S., Wenisch T.F., Wunderlich R.E., Chen S., Kim J., Falsafi B., Hoe J.C., Nowatzyk A.G.: SimFlex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. SIGMETRICS Perform. Eval. Rev. 31, 31\u201334 (2004). doi: 10.1145\/1054907.1054914","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"key":"222_CR17","doi-asserted-by":"crossref","unstructured":"Hughes, C., Pai, V., Ranganathan, P., Adve, S.: RSIM: simulating shared-memory multiprocessors with ILP processors. Computer (2002)","DOI":"10.1109\/2.982915"},{"key":"222_CR18","unstructured":"Kanaujia, S., Papazian, I.E., Chamberlain, J., Baxter, J.: FastMP: a multi-core simulation methodology. In: Proceedings of the Workshop on Modeling, Benchmarking and Simulation (MoBS 2006), Boston, Massachusetts (2006)"},{"key":"222_CR19","unstructured":"Lantz, R.: Parallel SimOS: scalability and performance for large system simulation (2007). http:\/\/www-cs.stanford.edu"},{"key":"222_CR20","unstructured":"Lantz, R.: Fast functional simulation with parallel Embra. In: Proceedings of the 4th Annual Workshop on Modeling, Benchmarking and Simulation (2008)"},{"key":"222_CR21","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"P.S. Magnusson","year":"2002","unstructured":"Magnusson P.S., Christensson M., Eskilson J., Forsgren D., H\u00e5llberg G., H\u00f6gberg J., Larsson F., Moestedt A., Werner B.: Simics: a full system simulation platform. Computer 35, 50\u201358 (2002). doi: 10.1109\/2.982916","journal-title":"Computer"},{"key":"222_CR22","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"M.M.K. Martin","year":"2005","unstructured":"Martin M.M.K., Sorin D.J., Beckmann B.M., Marty M.R., Xu M., Alameldeen A.R., Moore K.E., Hill M.D., Wood D.A.: Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput. Archit. News 33, 92\u201399 (2005). doi: 10.1145\/1105734.1105747","journal-title":"SIGARCH Comput. Archit. News"},{"key":"222_CR23","doi-asserted-by":"crossref","unstructured":"Miller, J.E.M., Kasture, H., Kurian, G., Gruenwald III, C., Beckmann, N., Celio, C., Eastep, J., Agarwal, A.: Graphite: a distributed parallel simulator for multicores. In: The 16th IEEE International Symposium on High-Performance Computer Architecture (HPCA) (2010)","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"222_CR24","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1145\/1577129.1577133","volume":"37","author":"M. Monchiero","year":"2009","unstructured":"Monchiero M., Ahn J.H., Falc\u00f3n A., Ortega D., Faraboschi P.: How to simulate 1000 cores. SIGARCH Comput. Archit. News 37, 10\u201319 (2009). doi: 10.1145\/1577129.1577133","journal-title":"SIGARCH Comput. Archit. News"},{"key":"222_CR25","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/4434.895100","volume":"8","author":"S.S. Mukherjee","year":"2000","unstructured":"Mukherjee S.S., Reinhardt S.K., Falsafi B., Litzkow M., Hill M.D., Wood D.A., Huss-Lederman S., Larus J.R.: Wisconsin Wind Tunnel II: a fast, portable parallel architecture simulator. IEEE Concurr. 8, 12\u201320 (2000). doi: 10.1109\/4434.895100","journal-title":"IEEE Concurr."},{"key":"222_CR26","unstructured":"PCSX2. URL: http:\/\/pcsx2.net\/"},{"key":"222_CR27","unstructured":"Penry, D.A., Fay, D., Hodgdon, D., Wells, R., Schelle, G., August, D.I., Connors, D.: Exploiting parallelism and structure to accelerate the simulation of chip multi-processors. In: in Proceedings of the Twelfth International Symposium on High-Performance Computer Architecture, pp. 29\u201340 (2006)"},{"key":"222_CR28","doi-asserted-by":"crossref","unstructured":"Reinhardt, S.K., Hill, M.D., Larus, J.R., Lebeck, A.R., Lewis, J.C., Wood, D.A.: The wisconsin wind tunnel: virtual prototyping of parallel computers. In: Proceedings of the 1993 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, SIGMETRICS \u201993, pp. 48\u201360. ACM, New York, NY, USA (1993). doi: 10.1145\/166955.166979","DOI":"10.1145\/166955.166979"},{"key":"222_CR29","doi-asserted-by":"crossref","unstructured":"Sui, X., Wu, J., Yin, W., Zhou, D., Gong, Z.: MALsim: a functional-level parallel simulation platform for CMPs. In: 2nd International Conference on Computer Engineering and Technology (ICCET) 2010, vol. 2, p. V2, IEEE (2010)","DOI":"10.1109\/ICCET.2010.5485532"},{"key":"222_CR30","unstructured":"Synopsys Inc.: ARCompact instruction set architecture. URL: http:\/\/www.synopsys.com"},{"key":"222_CR31","doi-asserted-by":"crossref","unstructured":"Tan, Z., Waterman, A., Avizienis, R., Lee, Y., Cook, H., Patterson, D., Asanovi\u0107 K.: RAMP gold: an FPGA-based architecture simulator for multiprocessors. In: Proceedings of the 47th Design Automation Conference, DAC \u201910, pp. 463\u2013468. ACM, New York, NY, USA (2010). doi: 10.1145\/1837274.1837390","DOI":"10.1145\/1837274.1837390"},{"key":"222_CR32","doi-asserted-by":"crossref","unstructured":"Tan, Z., Waterman, A., Cook, H., Bird, S., Asanovi\u0107, K., Patterson, D.: A case for FAME: FPGA architecture model execution. In: Proceedings of the 37th Annual International Symposium on Computer Architecture, ISCA \u201910, pp. 290\u2013301. ACM, New York, NY, USA (2010). doi: 10.1145\/1815961.1815999","DOI":"10.1145\/1815961.1815999"},{"key":"222_CR33","unstructured":"The Embedded Microprocessor Benchmark Consortium: MultiBench 1.0 Multicore Benchmark Software (02 February 2010)"},{"issue":"1","key":"222_CR34","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1145\/1341312.1341325","volume":"42","author":"K. Wang","year":"2008","unstructured":"Wang K., Zhang Y., Wang H., Shen X.: Parallelization of IBM mambo system simulator in functional modes. ACM SIGOPS Oper. Syst. Rev. 42(1), 71\u201376 (2008)","journal-title":"ACM SIGOPS Oper. Syst. Rev."},{"key":"222_CR35","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/MM.2007.39","volume":"27","author":"J. Wawrzynek","year":"2007","unstructured":"Wawrzynek J., Patterson D., Oskin M., Lu S.L., Kozyrakis C., Hoe J.C., Chiou D., Asanovic K.: RAMP: research accelerator for multiple processors. IEEE Micro 27, 46\u201357 (2007). doi: 10.1109\/MM.2007.39","journal-title":"IEEE Micro"},{"key":"222_CR36","doi-asserted-by":"crossref","unstructured":"Wentzlaff, D., Agarwal, A.: Constructing virtual architectures on a tiled processor. In: Proceedings of the International Symposium on Code Generation and Optimization, CGO \u201906, pp. 173\u2013184. IEEE Computer Society, Washington, DC, USA (2006). doi: 10.1109\/CGO.2006.11","DOI":"10.1109\/CGO.2006.11"},{"key":"222_CR37","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 programs: characterization and methodological considerations. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, ISCA \u201995, pp. 24\u201336. ACM, New York, NY, USA (1995). doi: 10.1145\/223982.223990","DOI":"10.1145\/223982.223990"},{"key":"222_CR38","doi-asserted-by":"crossref","unstructured":"Zheng, G., Kakulapati, G., Kal\u00e9, L.V.: BigSim: a parallel simulator for performance prediction of extremely large parallel machines. In: Parallel and Distributed Processing Symposium, International, vol. 1, p. 78b (2004). doi: 10.1109\/IPDPS.2004.1303013","DOI":"10.1109\/IPDPS.2004.1303013"},{"key":"222_CR39","doi-asserted-by":"crossref","first-page":"758","DOI":"10.1109\/AINAW.2007.87","volume":"1","author":"R. Zhong","year":"2007","unstructured":"Zhong R., Zhu Y., Chen W., Lin M., Wong W.F.: An inter-core communication enabled multi-core simulator based on simplescalar. Advanced Information Networking and Applications Workshops, International Conference 1, 758\u2013763 (2007). doi: 10.1109\/AINAW.2007.87","journal-title":"Advanced Information Networking and Applications Workshops, International Conference"},{"key":"222_CR40","unstructured":"Zhu, X., Malik, S.: Using a communication architecture specification in an application-driven retargetable prototyping platform for multiprocessing. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE \u201904, vol. 2, pp. 21\u2013244. IEEE Computer Society, Washington, DC, USA (2004)"},{"key":"222_CR41","doi-asserted-by":"crossref","unstructured":"Zhu, X., Wu, J., Sui, X., Yin, W., Wang, Q., Gong, Z.: PCAsim: a parallel cycle accurate simulation platform for CMPs. In: Proceedings of the 2010 International Conference on Computer Design and Applications (ICCDA), pp. V1-597\u2013V1-601 (2010)","DOI":"10.1109\/ICCDA.2010.5540881"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-012-0222-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-012-0222-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-012-0222-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T02:40:21Z","timestamp":1744166421000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-012-0222-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9,21]]},"references-count":41,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,4]]}},"alternative-id":["222"],"URL":"https:\/\/doi.org\/10.1007\/s10766-012-0222-9","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2012,9,21]]}}}