{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T16:40:14Z","timestamp":1649090414616},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2013,10,19]],"date-time":"2013-10-19T00:00:00Z","timestamp":1382140800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1007\/s10766-013-0278-1","type":"journal-article","created":{"date-parts":[[2013,10,18]],"date-time":"2013-10-18T04:41:26Z","timestamp":1382071286000},"page":"130-157","source":"Crossref","is-referenced-by-count":0,"title":["BADCO: Behavioral Application-Dependent Superscalar Core Models"],"prefix":"10.1007","volume":"43","author":[{"given":"Ricardo A.","family":"Vel\u00e1squez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre","family":"Michaud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andr\u00e9","family":"Seznec","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,10,19]]},"reference":[{"key":"278_CR1","doi-asserted-by":"crossref","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: an infrastructure for computer system modeling. IEEE Comput. 35(2), 59\u201367 (2002). http:\/\/www.simplescalar.com\/","DOI":"10.1109\/2.982917"},{"key":"278_CR2","doi-asserted-by":"crossref","unstructured":"Chen, X.E., Aamodt, T.M.: Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs. In: Proceedings of the 41st International Symposium on Microarchitecture (2008)","DOI":"10.1109\/MICRO.2008.4771779"},{"key":"278_CR3","doi-asserted-by":"crossref","unstructured":"Cho, S., Demetriades, S., Evans, S., Jin, L., Lee, H., Lee, K., Moeng, M.: TPTS : a novel framework for very fast manycore processor architecture simulation. In: Proceedings of the 37th International Conference on Parallel Processing (2008)","DOI":"10.1109\/ICPP.2008.7"},{"key":"278_CR4","doi-asserted-by":"crossref","unstructured":"Durbhakula, M., Pai, V.S., Adve, S.: Improving the accuracy vs. speed tradeoff for simulating shared-memory multiprocessors with ILP processors. In: Proceedings of the 5th International Symposium on High-Performance Computer Architecture (1999)","DOI":"10.1109\/HPCA.1999.744317"},{"key":"278_CR5","doi-asserted-by":"crossref","unstructured":"Eyerman, S., Eeckhout, L., Karkhanis, T., Smith, J.E.: A mechanistic performance model for superscalar out-of-order processors. ACM Trans. Comput. Syst. 27(2) (2009)","DOI":"10.1145\/1534909.1534910"},{"key":"278_CR6","unstructured":"Eyerman, S., Smith, J.E., Eeckhout, L.: Characterizing the branch misprediction penalty. In: Proceedings of the International Symposium on Performance Analysis of Systems and Software (2011)"},{"key":"278_CR7","doi-asserted-by":"crossref","unstructured":"Fields, B.A., Bodik, R., Hill, M.D., Newburn, C.J.: Using interaction costs for microarchitectural bottleneck analysis. In: Proceedings of the 36th International Symposium on Microarchitecture (2003)","DOI":"10.1109\/MICRO.2003.1253198"},{"key":"278_CR8","doi-asserted-by":"crossref","unstructured":"Fields, B., Rubin, S., Bodik, R.: Focusing processor policies via critical-path prediction. In: Proceedings of the 28th International Symposium on Computer Architecture (2001)","DOI":"10.1145\/379240.379253"},{"key":"278_CR9","doi-asserted-by":"crossref","unstructured":"Genbrugge, D., Eyerman, S., Eeckhout, L.: Interval simulation : raising the level of abstraction in architectural simulation. In: Proceedings of the 16th International Symposium on High-Performance Computer Architecture (2010)","DOI":"10.1109\/HPCA.2010.5416636"},{"key":"278_CR10","doi-asserted-by":"crossref","unstructured":"Goldschmidt, S.R., Hennessy, J.L.: The accuracy of trace-driven simulations of multiprocessors. In: Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems (1993)","DOI":"10.1145\/166955.167001"},{"key":"278_CR11","doi-asserted-by":"crossref","unstructured":"$${\\ddot{\\rm I}}$$ I \u00a8 pek, E., McKee, S., Caruana, R., de Supinski, B., Schulz, M.: Efficiently Exploring Architectural Design Spaces Via Predictive Modeling, vol. 40. ACM (2006)","DOI":"10.1145\/1168917.1168882"},{"key":"278_CR12","unstructured":"Joseph, P., Vaswani, K., Thazhuthaveetil, M.: Construction and use of linear regression models for processor performance analysis. In: High-Performance Computer Architecture, 2006. The Twelfth International Symposium on, pp. 99\u2013108. IEEE (2006)"},{"key":"278_CR13","unstructured":"Kanaujia, S., Papazian, I.E., Chamberlain, J., Baxter, J.: FastMP : a multi-core simulation methodology. In: Workshop on Modeling, Benchmarking and Simulation (2006)"},{"key":"278_CR14","doi-asserted-by":"crossref","unstructured":"Karkhanis, T.S., Smith, J.E.: A first-order superscalar processor model. In: Proceedings of the 31st International Symposium on Computer Architecture (2004)","DOI":"10.1109\/ISCA.2004.1310786"},{"key":"278_CR15","doi-asserted-by":"crossref","unstructured":"Lee, K., Cho, S.: In-N-Out : reproducing out-of-order superscalar processor behavior from reduced in-order traces. In: Proceedings of the IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS) (2011)","DOI":"10.1109\/MASCOTS.2011.16"},{"key":"278_CR16","doi-asserted-by":"crossref","unstructured":"Lee, K., Evans, S., Cho, S.: Accurately approximating superscalar processor performance from traces. In: Proceedings of the International Symposium on Performance Analysis of Systems and Software (2009)","DOI":"10.1109\/ISPASS.2009.4919655"},{"key":"278_CR17","doi-asserted-by":"crossref","unstructured":"Li, Y., Lee, B., Brooks, D., Hu, Z., Skadron, K.: CMP design space exploration subject to physical constraints. In: Proceedings of the 12th International Symposium on High Performance Computer Architecture (2006)","DOI":"10.1109\/HPCA.2006.1598109"},{"key":"278_CR18","doi-asserted-by":"crossref","unstructured":"Loh, G., Subramaniam, S., Xie, Y.: Zesto : a cycle-level simulator for highly detailed microarchitecture exploration. In: Proceedings of the International Symposium on Performance Analysis of Systems and Software (2009)","DOI":"10.1109\/ISPASS.2009.4919638"},{"key":"278_CR19","doi-asserted-by":"crossref","unstructured":"Loh, G.: A time-stamping algorithm for efficient performance estimation of superscalar processors. In: Proceedings of the ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems (2001)","DOI":"10.1145\/378420.378437"},{"key":"278_CR20","unstructured":"Moses, J., Illikkal, R., Iyer, R., Huggahalli, R., Newell, D.: ASPEN : towards effective simulation of threads & engines in evolving platforms. In: Proceedings of the 12th IEEE \/ ACM International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (2004)"},{"key":"278_CR21","doi-asserted-by":"crossref","unstructured":"Mutlu, O., Kim, H., Armstrong, D., Patt, Y.: Understanding the effects of wrong-path memory references on processor performance. In: Proceedings of the 3rd Workshop on Memory Performance Issues: In Conjunction with the 31st International Symposium on Computer Architecture, pp. 56\u201364. ACM (2004)","DOI":"10.1145\/1054943.1054951"},{"key":"278_CR22","doi-asserted-by":"crossref","unstructured":"Noonburg, D.B., Shen, J.P.: Theoretical modeling of superscalar processor performance. In: Proceedings of the 27th International Symposium on Microarchitecture (1994)","DOI":"10.1109\/MICRO.1994.717410"},{"key":"278_CR23","doi-asserted-by":"crossref","unstructured":"Rico, A., Duran, A., Cabarcas, F., Etsion, Y., Ramirez, A., Valero, M.: Trace-driven simulation of multithreaded applications. In: Proceedings of the International Symposium on Performance Analysis of Systems and Software (2011)","DOI":"10.1109\/ISPASS.2011.5762718"},{"issue":"6","key":"278_CR24","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/MM.2010.95","volume":"30","author":"F Ryckbosch","year":"2010","unstructured":"Ryckbosch, F., Polfliet, S., Eeckhout, L.: Fast, accurate, and validated full-system software simulation on x86 hardware. IEEE Micro 30(6), 46\u201356 (2010)","journal-title":"IEEE Micro"},{"key":"278_CR25","doi-asserted-by":"crossref","unstructured":"Sendag, R., Yilmazer, A., Yi, J., Uht, A.: Quantifying and reducing the effects of wrong-path memory references in cache-coherent multiprocessor systems. In: Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International, pp. 10-pp. IEEE (2006)","DOI":"10.1109\/IPDPS.2006.1639260"},{"key":"278_CR26","doi-asserted-by":"crossref","unstructured":"Sorin, D.J., Pai, V.S., Adve, S.V., Vernon, M.K., Wood, D.A.: Analytic evaluation of shared-memory systems with ILP processors. In: Proceedings of the 25th International Symposium on Computer Architecture (1998)","DOI":"10.1109\/ISCA.1998.694797"},{"issue":"4","key":"278_CR27","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MM.2007.66","volume":"27","author":"L Zhao","year":"2007","unstructured":"Zhao, L., Iyer, R., Moses, J., Illikkal, R., Makineni, S., Newell, D.: Exploring large-scale CMP architectures using ManySim. IEEE Micro 27(4), 21\u201333 (2007)","journal-title":"IEEE Micro"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-013-0278-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-013-0278-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-013-0278-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,30]],"date-time":"2019-07-30T23:43:34Z","timestamp":1564530214000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-013-0278-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10,19]]},"references-count":27,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,2]]}},"alternative-id":["278"],"URL":"https:\/\/doi.org\/10.1007\/s10766-013-0278-1","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10,19]]}}}