{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,7,16]],"date-time":"2023-07-16T11:10:05Z","timestamp":1689505805994},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2014,9,4]],"date-time":"2014-09-04T00:00:00Z","timestamp":1409788800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1007\/s10766-014-0322-9","type":"journal-article","created":{"date-parts":[[2014,9,3]],"date-time":"2014-09-03T08:15:42Z","timestamp":1409732142000},"page":"1192-1217","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["The Scalability of Disjoint Data Structures on a New Hardware Transactional Memory System"],"prefix":"10.1007","volume":"43","author":[{"given":"Gong","family":"Su","sequence":"first","affiliation":[]},{"given":"Stephen","family":"Heisig","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,9,4]]},"reference":[{"key":"322_CR1","doi-asserted-by":"crossref","unstructured":"Knight, T.: An architecture for mostly functional languages. In: Proceedings of the 1986 ACM LISP and Functional Programming Conference","DOI":"10.1145\/319838.319854"},{"key":"322_CR2","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.: Transactional memory: architectural support for lock-free data structures. In: Proceedings of the 20th Annual International Symposium on Computer Architecture, San Diego, CA, May (1993)","DOI":"10.1145\/165123.165164"},{"key":"322_CR3","doi-asserted-by":"crossref","unstructured":"Shavit, N. Touitou, D.: Software transactional memory. In: Proceedings of the 14th Annual ACM Symposium on Principles of Distributed Computing, Ottawa, Ontario, August (1995)","DOI":"10.1145\/224964.224987"},{"key":"322_CR4","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Luchangco, V., Moir, M., Scherer III, W.N.: Software transactional memory for dynamic-sized data structures. In: Proceedings of the 22nd Annual ACM Symposium on Principles of Distributed Computing, Boston, MA, July (2003)","DOI":"10.1145\/872035.872048"},{"key":"322_CR5","doi-asserted-by":"crossref","unstructured":"Saha, B., Adl-Tabatabai, A.R., Hudson, R.L., Minh, C.C., Hertzberg, B.: McRT-STM: a high performance software transactional memory system for a multi-core runtime. In: Proceedings of the 11th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, New York, NY, March (2006)","DOI":"10.1145\/1122971.1123001"},{"key":"322_CR6","doi-asserted-by":"crossref","unstructured":"Hammond, L., Wong, V., Chen, M., Carlstrom, B.D., Davis, J.D., Hertzberg, B., Prabhu, M.K., Wijaya, H., Kozyrakis, C., Olukotun, K.: Transactional memory coherence and consistency. In: Proceedings of the 31st Annual International Symposium on Computer Architecture, Munich, Germany, June (2004)","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"322_CR7","doi-asserted-by":"crossref","unstructured":"Ananian, C.S., Asanovic, K., Kuszmaul, B.C., Leiserson, C.E., Lie, S.: Unbounded transactional memory. In: Proceedings of the 11th IEEE Symposium on High-Performance Computer Architecture, February (2005)","DOI":"10.1109\/HPCA.2005.41"},{"key":"322_CR8","doi-asserted-by":"crossref","unstructured":"Rajwar, R., Herlihy, M., Lai, K.: Virtualizing transactional memory. In: Proceedings of the 32nd Annual International Symposium on Computer Architecture, June (2005)","DOI":"10.1109\/ISCA.2005.54"},{"key":"322_CR9","unstructured":"Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: Log-based transactional memory. In: Proceedings of the 12th Annual International Symposium on High Performance Computer Architecture, Austin, TX, February (2006)"},{"key":"322_CR10","doi-asserted-by":"crossref","unstructured":"Damron, P., Fedorova, A., Lev, Y.: Hybrid transactional memory. In: Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, October (2006)","DOI":"10.1145\/1168857.1168900"},{"key":"322_CR11","doi-asserted-by":"crossref","unstructured":"Kumar, S., Chu, M., Hughes, C.J., Kundu, P., Nguyen, A.: Hybrid transactional memory. In: Proceedings of the 11th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, New York, NY, March (2006)","DOI":"10.1145\/1122971.1123003"},{"key":"322_CR12","doi-asserted-by":"crossref","unstructured":"Minh, C.C., Trautmann, M., Chung, J.W., McDonald, A., Bronson, N., Casper, J., Kozyrakis, C., Olukotun, K.: An effective hybrid transactional memory system with strong isolation guarantees. In: Proceedings of the 34th Annual International Symposium on Computer Architecture, San Diego, CA, June (2007)","DOI":"10.1145\/1250662.1250673"},{"key":"322_CR13","doi-asserted-by":"crossref","unstructured":"Shriraman, A., Spear, M.F., Hossain, H., Marathe, V.J., Dwarkadas, S., Scott, M.L.: An integrated hardware-software approach to flexible transactional memory. In: Proceedings of the 34th Annual International Symposium on Computer Architecture, San Diego, CA, June (2007)","DOI":"10.1145\/1250662.1250676"},{"key":"322_CR14","unstructured":"Lev, Y., Moir, M., Nussbaum, D.: PhTM: phased transactional memory. In: Proceedings of the 2nd ACM SIGPLAN Workshop on Transactional Computing, Portland, OR, August (2007)"},{"key":"322_CR15","doi-asserted-by":"crossref","unstructured":"Lev, Y., Maessen, J.-W.: Split hardware transactions: true nesting of transactions using best-effort hardware transactional memory. In: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, Salt Lake City, UT, February (2008)","DOI":"10.1145\/1345206.1345236"},{"key":"322_CR16","doi-asserted-by":"crossref","unstructured":"Yoo, R.M., Ni, Y., Welc, A., Saha, B., Adl-Tabatabai, A.-R., Lee, H.-H.S.: Kicking the tires of software transactional memory: Why the going gets tough. In: Proceedings of the 20th ACM Symposium on Parallelism in Algorithms and Architectures, Munich, Germany, June (2008)","DOI":"10.1145\/1378533.1378582"},{"key":"322_CR17","doi-asserted-by":"crossref","unstructured":"Tremblay, M.: Transactional memory for a modern microprocessor. In: Keynote speech at 26th Annual ACM Symposium on Principles of Distributed Computing, Portland, OR, August (2007)","DOI":"10.1145\/1281100.1281101"},{"key":"322_CR18","unstructured":"Click, C.: Azul\u2019s experiences with hardware transactional memory. Bay Area Workshop on Transactional Memory, January (2009)"},{"key":"322_CR19","doi-asserted-by":"crossref","unstructured":"Haring, R., Ohmacht, M., Fox, T., Gschwind, M., Satterfield, D., Sugavanam, K., Coteus, P., Heidelberger, P., Blumrich, M., Wisniewski, R., Gara, A., Chiu, G.-T., Boyle, P., Chist, N., Kim, C.: The IBM blue gene\/Q compute chip. IEEE Micro 32(2), 48\u201360 (2012)","DOI":"10.1109\/MM.2011.108"},{"key":"322_CR20","unstructured":"Intel Corporation: Intel Architecture Instruction Set Extensions Programming Reference. 319433-014, August (2012)"},{"key":"322_CR21","unstructured":"IBM: IBM zEnterprise EC12 Technical Guide. SG24-8049-00, September (2012)"},{"key":"322_CR22","doi-asserted-by":"crossref","unstructured":"Dice, D., Lev, Y., Moir, M., Nussbaum, D.: Early experience with a commercial hardware transactional memory implementation. In: Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, Washington, DC, March (2009)","DOI":"10.1145\/1508244.1508263"},{"key":"322_CR23","doi-asserted-by":"crossref","unstructured":"Wang, A., Gaudet, M., Wu, P., Amaral, J.N., Ohmacht, M., Barton, C., Silvera, R., Michael, M.: Evaluation of blue gene\/Q hardware support for transactional memories. In: Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques, Minneapolis, MN, September (2012)","DOI":"10.1145\/2370816.2370836"},{"key":"322_CR24","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Wing, J.M.: Linearizability: a correctness condition for concurrent objects. ACM Trans. Program. Lang. Syst. 12(3), 463\u2013492 (June 1990)","DOI":"10.1145\/78969.78972"},{"key":"322_CR25","doi-asserted-by":"crossref","unstructured":"Guerraoui, R., Kapalka, M.: Opacity: a correctness condition for transactional memory. Technical Report LPD-REPORT-2007-004, EPFL, May (2007)","DOI":"10.1145\/1345206.1345233"},{"key":"322_CR26","doi-asserted-by":"crossref","unstructured":"Rajwar, R., Goodman, J.R.: Speculative lock elision: enabling highly concurrent multithreaded execution. In: Proceedings of the 34th International Symposium on Microarchitecture, Austin, TX, December (2001)","DOI":"10.1109\/MICRO.2001.991127"},{"key":"322_CR27","doi-asserted-by":"crossref","unstructured":"Dragojevic, A., Herlihy, M., Lev, Y., Moir, M.: On the power of hardware transactional memory to simplify memory management. In: Proceedings of the 30th Annual ACM Symposium on Principles of Distributed Computing, San Jose, CA, June (2011)","DOI":"10.1145\/1993806.1993821"},{"key":"322_CR28","doi-asserted-by":"crossref","unstructured":"Jacobi, C., Slegel, T., Greiner, D.: Transactional memory architecture and implementation for IBM system z. In: Proceedings of the 45th Annual IEEE\/ACM International Symposium on Microarchitecture, Vancouver, Canada, December (2012)","DOI":"10.1109\/MICRO.2012.12"},{"key":"322_CR29","unstructured":"IBM: z\/Architecture Principles of Operation. SA22-7832-09, 10th edn (2012)"},{"key":"322_CR30","doi-asserted-by":"crossref","unstructured":"Purcell, C., Harris, T.: Non-blocking hashtables with open addressing. Technical Report, University of Cambridge Computer Laboratory. UCAM-CL-TR-639, September (2005)","DOI":"10.1007\/11561927_10"},{"key":"322_CR31","unstructured":"Martin, D.R., Davis, R.C.: A scalable non-blocking concurrent hash table implementation with incremental rehashing. Unpublished manuscript, December 1997"},{"key":"322_CR32","unstructured":"xxhash. https:\/\/code.google.com\/p\/xxhash\/"},{"key":"322_CR33","unstructured":"MurmurHash. http:\/\/en.wikipedia.org\/wiki\/MurmurHash"},{"key":"322_CR34","unstructured":"Hash table. http:\/\/en.wikipedia.org\/wiki\/Hash_table"},{"key":"322_CR35","unstructured":"Open addressing. http:\/\/en.wikipedia.org\/wiki\/Open_addressing"},{"key":"322_CR36","unstructured":"Knuth, D.E.: The Art of Computer Programming, vol. 3, Addison-Wesley, Boston (1998)"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-014-0322-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-014-0322-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-014-0322-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,16]],"date-time":"2023-07-16T10:34:11Z","timestamp":1689503651000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-014-0322-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9,4]]},"references-count":36,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2015,12]]}},"alternative-id":["322"],"URL":"https:\/\/doi.org\/10.1007\/s10766-014-0322-9","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9,4]]}}}