{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,14]],"date-time":"2025-05-14T04:21:36Z","timestamp":1747196496340,"version":"3.40.5"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2014,11,13]],"date-time":"2014-11-13T00:00:00Z","timestamp":1415836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1007\/s10766-014-0334-5","type":"journal-article","created":{"date-parts":[[2014,11,14]],"date-time":"2014-11-14T14:36:53Z","timestamp":1415975813000},"page":"68-86","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["A Phase Behavior Aware Dynamic Cache Partitioning Scheme for CMPs"],"prefix":"10.1007","volume":"44","author":[{"given":"Xiaofei","family":"Liao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rentong","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Danping","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,11,13]]},"reference":[{"key":"334_CR1","doi-asserted-by":"crossref","unstructured":"Chandra, D., Guo, F., Kim, S., Solihin, Y.: Predicting inter-thread cache contention on a chip multi-processor architecture. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, HPCA-11, pp. 340\u2013351 (2005)","DOI":"10.1109\/HPCA.2005.27"},{"key":"334_CR2","doi-asserted-by":"crossref","unstructured":"Cho, S., Jin, L.: Managing distributed, shared l2 caches through os-level page allocation. In: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO 39, pp. 455\u2013468. IEEE Computer Society, Washington, DC, USA (2006)","DOI":"10.1109\/MICRO.2006.31"},{"key":"334_CR3","unstructured":"Davies, B., Bouguet, J., Polito, M., Annavaram, M.: ipart: an automated phase analysis and recognition tool. Tech. rep., IR-TR-2004-1-iPART, Intel Corporation (2004)"},{"key":"334_CR4","doi-asserted-by":"crossref","unstructured":"Dhodapkar, A., Smith, J.: Managing multi-configuration hardware via dynamic working set analysis. In: Proceedings of the 29th Annual International Symposium on Computer Architecture, ISCA 29, pp. 233\u2013244 (2002)","DOI":"10.1109\/ISCA.2002.1003581"},{"key":"334_CR5","doi-asserted-by":"crossref","unstructured":"Dhodapkar, A.S., Smith, J.E.: Comparing program phase detection techniques. In: Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO 36, pp. 217\u2013228. IEEE Computer Society, Washington, DC, USA (2003)","DOI":"10.1109\/MICRO.2003.1253197"},{"key":"334_CR6","doi-asserted-by":"crossref","unstructured":"He, L., Yu, Z., Jin, H.: Fractalmrc: online cache miss rate curve prediction on commodity systems. In: Proceedings of the IEEE 26th International Parallel Distributed Processing Symposium, IPDPS-26, pp. 1341\u20131351 (2012)","DOI":"10.1109\/IPDPS.2012.121"},{"issue":"4","key":"334_CR7","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning, J.L.: Spec cpu2006 benchmark descriptions. SIGARCH Comput. Archit. News 34(4), 1\u201317 (2006)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"334_CR8","doi-asserted-by":"crossref","unstructured":"Isci, C., Contreras, G., Martonosi, M.: Live, runtime phase monitoring and prediction on real systems with application to dynamic power management. In: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO 39, pp. 359\u2013370. IEEE Computer Society, Washington, DC, USA (2006)","DOI":"10.1109\/MICRO.2006.30"},{"key":"334_CR9","unstructured":"Kihm, J., Settle, A., Janiszewski, A., Connors, D.A.: Understanding the impact of inter-thread cache interference on ilp in modern smt processors. J Instr Level Parallelism 7(2), 1\u201328 (2005)"},{"key":"334_CR10","unstructured":"Kim, S., Chandra, D., Solihin, Y.: Fair cache sharing and partitioning in a chip multiprocessor architecture. In: Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques. PACT \u201904, pp. 111\u2013122. IEEE Computer Society, Washington, DC, USA (2004)"},{"key":"334_CR11","doi-asserted-by":"crossref","unstructured":"Lin, J., Lu, Q., Ding, X., Zhang, Z., Zhang, X., Sadayappan, P.: Gaining insights into multicore cache partitioning: bridging the gap between simulation and real systems. In: Proceedings of the 14th International Symposium on High Performance Computer Architecture, HPCA-14, pp. 367\u2013378 (2008)","DOI":"10.1109\/HPCA.2008.4658653"},{"key":"334_CR12","doi-asserted-by":"crossref","unstructured":"Lin, J., Lu, Q., Ding, X., Zhang, Z., Zhang, X., Sadayappan, P.: Enabling software management for multicore caches with a lightweight hardware support. In: Proceedings of the Conference on High Performance Computing Networking. Storage and Analysis, SC \u201909, pp. 1\u201312. ACM, New York, NY, USA (2009)","DOI":"10.1145\/1654059.1654074"},{"key":"334_CR13","doi-asserted-by":"crossref","unstructured":"Patil, H., Cohn, R., Charney, M., Kapoor, R., Sun, A., Karunanidhi, A.: Pinpointing representative portions of large intel programs with dynamic instrumentation. In: Proceedings of the 37th Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO 37, pp. 81\u201392. IEEE Computer Society, Washington, DC, USA (2004)","DOI":"10.1109\/MICRO.2004.28"},{"key":"334_CR14","doi-asserted-by":"crossref","unstructured":"Perelman, E., Polito, M., Bouguet, J.Y., Sampson, J., Calder, B., Dulong, C.: Detecting phases in parallel applications on shared memory architectures. In: Proceedings of the 20th International Parallel and Distributed Processing Symposium, IPDPS 20 (2006)","DOI":"10.1109\/IPDPS.2006.1639325"},{"key":"334_CR15","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Patt, Y.N.: Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches. In: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO 39, pp. 423\u2013432. IEEE Computer Society, Washington, DC, USA (2006)","DOI":"10.1109\/MICRO.2006.49"},{"key":"334_CR16","doi-asserted-by":"crossref","unstructured":"Ravindar, A., Srikant, Y.N.: Implications of program phase behavior on timing analysis. In: Proceedings of the 15th Workshop on the Interaction between Compilers and Computer Architectures, pp. 71\u201379 (2011)","DOI":"10.1109\/INTERACT.2011.12"},{"key":"334_CR17","doi-asserted-by":"crossref","unstructured":"Sembrant, A., Eklov, D., Hagersten, E.: Efficient software-based online phase classification. In: Proceedings of the 2011 IEEE International Symposium on Workload Characterization, IISWC \u201911, pp. 104\u2013115 (2011)","DOI":"10.1109\/IISWC.2011.6114207"},{"key":"334_CR18","doi-asserted-by":"crossref","unstructured":"Shen, X., Zhong, Y., Ding, C.: Locality phase prediction. In: Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS XI, pp. 165\u2013176. ACM, New York, NY, USA (2004)","DOI":"10.1145\/1024393.1024414"},{"key":"334_CR19","unstructured":"Sherwood, T., Calder, B.: Time varying behavior of programs. Tech. Rep. CS99-630. University of California, San Diego (1999)"},{"key":"334_CR20","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Sair, S., Calder, B.: Phase tracking and prediction. In: Proceedings of the 30th Annual International Symposium on Computer Architecture. ISCA \u201903, pp. 336\u2013349. ACM, New York, NY, USA (2003)","DOI":"10.1109\/ISCA.2003.1207012"},{"key":"334_CR21","doi-asserted-by":"crossref","unstructured":"Srikantaiah, S., Kandemir, M., Irwin, M.J.: Adaptive set pinning: managing shared caches in chip multiprocessors. In: Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS XIII, pp. 135\u2013144. ACM, New York, NY, USA (2008)","DOI":"10.1145\/1346281.1346299"},{"key":"334_CR22","doi-asserted-by":"crossref","unstructured":"Srivastava, A., Eustace, A.: Atom: A system for building customized program analysis tools. In: Proceedings of the ACM SIGPLAN 1994 Conference on Programming Language Design and Implementation. PLDI \u201994, pp. 196\u2013205. ACM, New York, NY, USA (1994)","DOI":"10.1145\/178243.178260"},{"issue":"1","key":"334_CR23","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/B:SUPE.0000014800.27383.8f","volume":"28","author":"G Suh","year":"2004","unstructured":"Suh, G., Rudolph, L., Devadas, S.: Dynamic partitioning of shared cache memory. J. Supercomput. 28(1), 7\u201326 (2004)","journal-title":"J. Supercomput."},{"key":"334_CR24","doi-asserted-by":"crossref","unstructured":"Sundararajan, K., Porpodas, V., Jones, T., Topham, N., Franke, B.: Cooperative partitioning: energy-efficient cache partitioning for high-performance cmps. In: Proceedings of the 18th International Symposium on High Performance Computer Architecture, HPCA-18, pp. 1\u201312 (2012)","DOI":"10.1109\/HPCA.2012.6169036"},{"key":"334_CR25","unstructured":"Tam, D., Azimi, R., Soares, L., Stumm, M.: Managing shared l2 caches on multicore systems in software. In: Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture, pp. 26\u201333 (2007)"},{"key":"334_CR26","doi-asserted-by":"crossref","unstructured":"Taylor, G., Davies, P., Farmwald, M.: The tlb slice—a low-cost high-speed address translation mechanism. In: Proceedings of the 17th Annual International Symposium on Computer Architecture. ISCA \u201990, pp. 355\u2013363. ACM, New York, NY, USA (1990)","DOI":"10.1145\/325164.325161"},{"key":"334_CR27","doi-asserted-by":"crossref","unstructured":"Van Biesbrouck, M., Sherwood, T., Calder, B.: A co-phase matrix to guide simultaneous multithreading simulation. In: Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS \u201904, pp. 45\u201356 (2004)","DOI":"10.1109\/ISPASS.2004.1291355"},{"key":"334_CR28","doi-asserted-by":"crossref","unstructured":"Yu, Z., Zhang, W., Tu, X.: Mt-profiler: a parallel dynamic analysis framework based on two-stage sampling. In: Olivier, T., Pen-Chung, Y., Binyu Z. (eds.) Advanced Parallel Processing Technologies, pp. 172\u2013185. Springer, New York (2011)","DOI":"10.1007\/978-3-642-24151-2_13"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-014-0334-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-014-0334-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-014-0334-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T18:06:46Z","timestamp":1747159606000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-014-0334-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11,13]]},"references-count":28,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2016,2]]}},"alternative-id":["334"],"URL":"https:\/\/doi.org\/10.1007\/s10766-014-0334-5","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2014,11,13]]}}}