{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T08:55:38Z","timestamp":1689929738631},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2015,10,3]],"date-time":"2015-10-03T00:00:00Z","timestamp":1443830400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1007\/s10766-015-0382-5","type":"journal-article","created":{"date-parts":[[2015,10,3]],"date-time":"2015-10-03T04:49:49Z","timestamp":1443847789000},"page":"4-16","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["An Optimal Page-Level Power Management Strategy in PCM\u2013DRAM Hybrid Memory"],"prefix":"10.1007","volume":"45","author":[{"given":"Jinbao","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Xiaofei","family":"Liao","sequence":"additional","affiliation":[]},{"given":"Hai","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Dong","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Li","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Kao","family":"Zhao","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,10,3]]},"reference":[{"key":"382_CR1","doi-asserted-by":"crossref","unstructured":"Zhou, P., Zhao, B., Yang, J., Zhang, Y.: A durable and energy efficient main memory using phase change memory technology. In: Proceedings of the 46th Annual Design Automation Conference, pp. 14\u201323. ACM (2009)","DOI":"10.1145\/1555754.1555759"},{"issue":"5","key":"382_CR2","first-page":"1061","volume":"2011","author":"L Chung","year":"2011","unstructured":"Chung, L.: Phase change memory. Sci. China (Inf. Sci.) 2011(5), 1061\u20131072 (2011)","journal-title":"Sci. China (Inf. Sci.)"},{"key":"382_CR3","doi-asserted-by":"crossref","unstructured":"Dhiman, G., Ayoub, R., Rosing, T.: PDRAM: a hybrid PRAM and DRAM main memory system. In: Proceedings of the 46th Annual Design Automation Conference, pp. 664\u2013469. ACM (2009)","DOI":"10.1145\/1629911.1630086"},{"key":"382_CR4","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Srinivasan, V., Rivers, J.A.: Scalable high performance main memory system using phase-change memory technology. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, pp. 24\u201333. ACM (2009)","DOI":"10.1145\/1555754.1555760"},{"key":"382_CR5","doi-asserted-by":"crossref","unstructured":"Mangalagiri, P., Sarpatwari, K., Yanamandra, A., Narayanan, V., Xie, Y., Irwin, M.J. Karim, O.A.: A low-power phase change memory based hybrid cache architecture. In: Proceedings of the 18th ACM Great Lakes Symposium on VLSI, pp. 395\u2013398. ACM (2008)","DOI":"10.1145\/1366110.1366204"},{"key":"382_CR6","doi-asserted-by":"crossref","unstructured":"Park, H., Yoo, S., Lee, S.: Power management of hybrid DRAM\/PRAM-based main memory. In: Proceedings of the 48th Design Automation Conference, pp. 59\u201364. ACM (2011)","DOI":"10.1145\/2024724.2024738"},{"key":"382_CR7","doi-asserted-by":"crossref","unstructured":"Baek, S., Lee, H.G., Nicopoulos, C., Kim, J.: A dual-phase compression mechanism for hybrid DRAM\/PCM main memory architectures. In: Proceedings of the Great Lakes Symposium on VLSI, pp. 345\u2013350. ACM (2012)","DOI":"10.1145\/2206781.2206865"},{"key":"382_CR8","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Karidis, J., Franceschini, M. Srinivasan, V. Lastras, L. Abali, B.: Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. In: Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 14\u201323. ACM (2009)","DOI":"10.1145\/1669112.1669117"},{"key":"382_CR9","doi-asserted-by":"crossref","unstructured":"Ferreira, A.P., Zhou, M., Bock, S.: Childers, B.,\u00a0Melhem, R.,\u00a0Moss\u00e9, D.: Increasing PCM main memory lifetime. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE \u201910, pp. 914\u2013919. European Design and Automation Association (2010)","DOI":"10.1109\/DATE.2010.5456923"},{"key":"382_CR10","doi-asserted-by":"crossref","unstructured":"Shin, D.-J., Park, S.K., Kim, S.M., Park, K.H.: Adaptive page grouping for energy efficiency in hybrid PRAM-DRAM main memory. In: Proceedings of the 2012 ACM Research in Applied Computation Symposium, pp. 395\u2013402. ACM (2012)","DOI":"10.1145\/2401603.2401689"},{"key":"382_CR11","doi-asserted-by":"crossref","unstructured":"Ramos, L.E., Gorbatov, E., Bianchini, R.: Page placement in hybrid memory systems. In: Proceedings of the International Conference on Supercomputing, pp. 85\u201395. ACM (2011)","DOI":"10.1145\/1995896.1995911"},{"issue":"7","key":"382_CR12","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1145\/1785414.1785441","volume":"53","author":"BC Lee","year":"2010","unstructured":"Lee, B.C., Ipek, E., Mutlu, O., Burger, D.: Phase change memory architecture and the quest for scalability. Commun. ACM 53(7), 99\u2013106 (2010)","journal-title":"Commun. ACM"},{"issue":"4","key":"382_CR13","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MM.2006.82","volume":"26","author":"N Binkert","year":"2006","unstructured":"Binkert, N., Dreslinski, R., Hsu, L., Lim, K., Saidi, A., Reinhardt, S.: The M5 simulator: modeling networked systems. IEEE Micro 26(4), 52\u201360 (2006)","journal-title":"IEEE Micro"},{"key":"382_CR14","doi-asserted-by":"crossref","unstructured":"Poremba, M., Xie, Y.: Nvmain: an architectural-level main memory simulator for emerging non-volatile memories. In: Proceedings of the 2012 IEEE Annual Symposium on VLSI, pp. 392\u2013397. IEEE (2012)","DOI":"10.1109\/ISVLSI.2012.82"},{"issue":"9","key":"382_CR15","doi-asserted-by":"crossref","first-page":"2187","DOI":"10.1109\/TC.2013.98","volume":"63","author":"S Lee","year":"2014","unstructured":"Lee, S., Bahn, H., Noh, S.: Clock-dwf: a write-history-aware page replacement algorithm for hybrid PCM and DRAM memory architectures. IEEE Trans. Comput. 63(9), 2187\u20132200 (2014)","journal-title":"IEEE Trans. Comput."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-015-0382-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-015-0382-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-015-0382-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-015-0382-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,31]],"date-time":"2019-08-31T06:23:08Z","timestamp":1567232588000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-015-0382-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10,3]]},"references-count":15,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,2]]}},"alternative-id":["382"],"URL":"https:\/\/doi.org\/10.1007\/s10766-015-0382-5","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10,3]]}}}