{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,2]],"date-time":"2025-06-02T00:40:10Z","timestamp":1748824810433,"version":"3.41.0"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2016,3,28]],"date-time":"2016-03-28T00:00:00Z","timestamp":1459123200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1007\/s10766-016-0411-z","type":"journal-article","created":{"date-parts":[[2016,3,28]],"date-time":"2016-03-28T17:59:55Z","timestamp":1459187995000},"page":"482-507","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Restart Optimization for Transactional Memory with Lazy Conflict Detection"],"prefix":"10.1007","volume":"45","author":[{"given":"Milo\u0161","family":"Cvetanovi\u0107","sequence":"first","affiliation":[]},{"given":"Zaharije","family":"Radivojevi\u0107","sequence":"additional","affiliation":[]},{"given":"Veljko","family":"Milutinovi\u0107","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,3,28]]},"reference":[{"issue":"1","key":"411_CR1","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/MM.2007.26","volume":"27","author":"A McDonald","year":"2007","unstructured":"McDonald, A., Carlstrom, B.D., Chung, J., Minh, C.C., Chafi, H., Kozyrakis, C., Olukotun, K.: Transactional memory: the hardware\u2013software interface. IEEE Micro 27(1), 67\u201376 (2007)","journal-title":"IEEE Micro"},{"issue":"3","key":"411_CR2","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MM.2007.63","volume":"27","author":"T Harris","year":"2007","unstructured":"Harris, T., Cristal, A., Unsal, O.S., Ayguade, E., Gagliardi, F., Smith, B., Valero, M.: Transactional memory: an overview. IEEE Micro 27(3), 8\u201329 (2007)","journal-title":"IEEE Micro"},{"key":"411_CR3","doi-asserted-by":"crossref","unstructured":"Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: log-based transactional memory. In: The Twelfth International Symposium on High-Performance Computer Architecture, pp. 254\u2013265 (2006)","DOI":"10.1109\/HPCA.2006.1598134"},{"issue":"1","key":"411_CR4","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/MM.2006.26","volume":"26","author":"CS Ananian","year":"2006","unstructured":"Ananian, C.S., Asanovic, K., Kuszmaul, B.C., Leiserson, C.E., Lie, S.: Unbounded transactional memory. IEEE Micro 26(1), 59\u201369 (2006)","journal-title":"IEEE Micro"},{"issue":"10","key":"411_CR5","doi-asserted-by":"crossref","first-page":"1024","DOI":"10.1016\/j.jpdc.2010.02.007","volume":"70","author":"QL Meunier","year":"2010","unstructured":"Meunier, Q.L., P\u00e9trot, F.: Lightweight transactional memory systems for NoCs based architectures: design, implementation and comparison of two policies. J. Parallel Distrib. Comput. 70(10), 1024\u20131041 (2010)","journal-title":"J. Parallel Distrib. Comput."},{"issue":"1","key":"411_CR6","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/MM.2008.11","volume":"28","author":"J Bobba","year":"2008","unstructured":"Bobba, J., Moore, K., Volos, H., Yen, L., Hill, M.D., Swift, M., Wood, D.A.: Performance pathologies in hardware transactional memory. IEEE Micro 28(1), 32\u201341 (2008)","journal-title":"IEEE Micro"},{"key":"411_CR7","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Luchangco, V., Moir, M.: A flexible framework for implementing software transactional memory. In: Proceedings of the 21st Annual ACM SIGPLAN Conference on Object-Oriented Programming Systems, Languages, and Applications (OOPSLA \u201906), pp. 253\u2013262 (2006)","DOI":"10.1145\/1167473.1167495"},{"key":"411_CR8","doi-asserted-by":"crossref","unstructured":"Shavit, N., Touitou, D.: Software transactional memory. In: Proceedings of the 14th ACM Symposium on Principles of Distributed Computing, pp. 204\u2013213 (1995)","DOI":"10.1145\/224964.224987"},{"issue":"3","key":"411_CR9","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1007\/s10766-010-0158-x","volume":"39","author":"E Vallejo","year":"2011","unstructured":"Vallejo, E., Sanyal, S., Harris, T., Vallejo, F., Beivide, R., Unsal, O., Cristal, A., Valero, M.: Hybrid transactional memory with pessimistic concurrency control. Int. J. Parallel Prog. 39(3), 375\u2013396 (2011)","journal-title":"Int. J. Parallel Prog."},{"key":"411_CR10","doi-asserted-by":"crossref","unstructured":"Sonmez, N., Arcas, O., Pflucker, O., Unsal, O.S., Cristal, A., Hur, I., Singh, S., Valero, M.: TMbox: a flexible and reconfigurable 16-core hybrid transactional memory system. In: IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 146\u2013153 (2011)","DOI":"10.1109\/FCCM.2011.44"},{"issue":"6","key":"411_CR11","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/MM.2004.91","volume":"24","author":"L Hammond","year":"2004","unstructured":"Hammond, L., Carlstrom, B.D., Wong, V., Chen, M., Kozyrakis, C., Olukotun, K.: Transactional coherence and consistency: simplifying parallel hardware and software. IEEE Micro 24(6), 92\u2013103 (2004)","journal-title":"IEEE Micro"},{"key":"411_CR12","doi-asserted-by":"crossref","unstructured":"Waliullah, M.M., Stenstrom, P.: Intermediate checkpointing with conflicting access prediction in transactional memory systems. In: IEEE International Symposium on Parallel and Distributed Processing (IPDPS 2008), pp. 1\u201311 (2008)","DOI":"10.1109\/IPDPS.2008.4536249"},{"issue":"1","key":"411_CR13","doi-asserted-by":"crossref","first-page":"198","DOI":"10.1007\/s10766-012-0210-0","volume":"42","author":"MM Waliullah","year":"2014","unstructured":"Waliullah, M.M., Stenstrom, P.: Removal of conflicts in hardware transactional memory systems. Int. J. Parallel Prog. 42(1), 198\u2013218 (2014)","journal-title":"Int. J. Parallel Prog."},{"key":"411_CR14","doi-asserted-by":"crossref","unstructured":"Ceze, L., Tuck, J., Torrellas, J., Cascaval, C.: Bulk disambiguation of speculative threads in multiprocessors. In: Proceedings of the 33rd Annual International Symposium on Computer Architecture (ISCA \u201906), pp. 227\u2013238 (2006)","DOI":"10.1109\/ISCA.2006.13"},{"issue":"3","key":"411_CR15","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1109\/TPDS.2012.138","volume":"24","author":"R Quislant","year":"2013","unstructured":"Quislant, R., Gutierrez, E., Plata, O., Zapata, E.L.: Hardware signature designs to deal with asymmetry in transactional data sets. IEEE Trans. Parallel Distrib. Syst. 24(3), 506\u2013519 (2013)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"411_CR16","doi-asserted-by":"crossref","unstructured":"Tomic, S., Perfumo, C., Kulkarni, C., Armejach, A., Cristal, A., Unsal, O., Harris, T., Valero, M.: EazyHTM: eager-lazy hardware transactional memory. In: Proceedings of the 42nd International Symposium on Microarchitecture, pp. 145\u2013155 (2009)","DOI":"10.1145\/1669112.1669132"},{"key":"411_CR17","doi-asserted-by":"crossref","unstructured":"Lupon, M., Magklis, G., Gonzalez, A.: FASTM: a log-based hardware transactional memory with fast abort recovery. In: Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques (PACT \u201909), pp. 293\u2013302 (2009)","DOI":"10.1109\/PACT.2009.19"},{"issue":"12","key":"411_CR18","doi-asserted-by":"crossref","first-page":"1779","DOI":"10.1109\/TPDS.2010.43","volume":"21","author":"A Ros","year":"2010","unstructured":"Ros, A., Acacio, M., Garcia, J.M.: A direct coherence protocol for many-core chip multiprocessors. IEEE Trans. Parallel Distrib. Syst. 21(12), 1779\u20131792 (2010)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"8","key":"411_CR19","doi-asserted-by":"crossref","first-page":"1202","DOI":"10.1016\/j.comnet.2009.02.006","volume":"53","author":"A Heindl","year":"2009","unstructured":"Heindl, A., Pokam, G.: An analytic framework for performance modeling of software transactional memory. Comput. Netw. 53(8), 1202\u20131214 (2009)","journal-title":"Comput. Netw."},{"key":"411_CR20","doi-asserted-by":"crossref","unstructured":"Heindl, A., Pokam, G., Adl-Tabatabai, A.: An analytic model of optimistic software transactional memory. In: IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2009), pp. 153\u2013162 (2009)","DOI":"10.1109\/ISPASS.2009.4919647"},{"key":"411_CR21","doi-asserted-by":"crossref","unstructured":"Heindl, A., Pokam, G.: An analytic model for optimistic STM with lazy locking. In: Proceedings of the 16th International Conference on Analytical and Stochastic Modeling Techniques and Applications (ASMTA \u201909), pp. 339\u2013353 (2009)","DOI":"10.1007\/978-3-642-02205-0_24"},{"key":"411_CR22","doi-asserted-by":"crossref","unstructured":"He, Z., Hong, B.: Modeling the run-time behavior of transactional memory. In: IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS), pp. 307\u2013315 (2010)","DOI":"10.1109\/MASCOTS.2010.39"},{"issue":"5","key":"411_CR23","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1016\/j.peva.2011.05.002","volume":"69","author":"P Sanzo","year":"2012","unstructured":"Sanzo, P., Di Ciciani, B., Palmieri, R., Quaglia, F., Romano, P.: On the analytical modeling of concurrency control algorithms for software transactional memories: the case of commit-time-locking. Perform. Eval. 69(5), 187\u2013205 (2012)","journal-title":"Perform. Eval."},{"key":"411_CR24","doi-asserted-by":"crossref","unstructured":"Poe, J., Chang-Burm, C., Tao, L.: Using analytical models to efficiently explore hardware transactional memory and multi-core co-design. In: The 20th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD \u201908), pp. 159\u2013166 (2008)","DOI":"10.1109\/SBAC-PAD.2008.18"},{"key":"411_CR25","doi-asserted-by":"crossref","unstructured":"Minh, C.C., Chung, J., Kozyrakis, C., Olukotun, K.: STAMP: Stanford transactional applications for multi-processing. In: IEEE International Symposium on Workload Characterization (IISWC 2008), pp. 35-46 (2008)","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"411_CR26","doi-asserted-by":"crossref","unstructured":"Hughes, C., Poe, J., Qouneh, A., Tao, L.: On the (dis)similarity of transactional memory workloads. In: IEEE International Symposium on Workload Characterization (IISWC 2009), pp. 108\u2013117 (2009)","DOI":"10.1109\/IISWC.2009.5306790"},{"key":"411_CR27","unstructured":"Newman, R., Dennis, C.: JPC: an x86 PC emulator in pure Java. In: Spinellis, D., Gousios, G. (eds.) Beautiful Architecture: Leading Thinkers Reveal the Hidden Beauty in Software Design, pp. 199\u2013234. O\u2019Reilly Media, Sebastopol (2009)"},{"key":"411_CR28","unstructured":"Radivojevic, Z., Cvetanovic, M.: Integration of the JPC simulator into the configurable cache memory simulator. In: Proceedings of the 54th ETRAN Conference (ETRAN LIV), pp. RT.4.10.1\u2013RT.4.10.4 (2010)"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-016-0411-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-016-0411-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-016-0411-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-016-0411-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,2]],"date-time":"2025-06-02T00:27:36Z","timestamp":1748824056000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-016-0411-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,28]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017,6]]}},"alternative-id":["411"],"URL":"https:\/\/doi.org\/10.1007\/s10766-016-0411-z","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2016,3,28]]}}}