{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T09:32:53Z","timestamp":1766136773954,"version":"3.37.3"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2016,11,15]],"date-time":"2016-11-15T00:00:00Z","timestamp":1479168000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1007\/s10766-016-0473-y","type":"journal-article","created":{"date-parts":[[2016,11,15]],"date-time":"2016-11-15T03:21:35Z","timestamp":1479180095000},"page":"1566-1591","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["DRAMSpec: A High-Level DRAM Timing, Power and Area Exploration Tool"],"prefix":"10.1007","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4152-0200","authenticated-orcid":false,"given":"Christian","family":"Weis","sequence":"first","affiliation":[]},{"given":"Abdul","family":"Mutaal","sequence":"additional","affiliation":[]},{"given":"Omar","family":"Naji","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Hansson","sequence":"additional","affiliation":[]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,11,15]]},"reference":[{"key":"473_CR1","doi-asserted-by":"crossref","unstructured":"Chandrasekar, K., Weis, C., Akesson, B., Wehn, N., Goossens, K.: Towards variation-aware system level power estimations on DRAMs: an empirical approach In: DAC (2013)","DOI":"10.1145\/2463209.2488762"},{"key":"473_CR2","doi-asserted-by":"crossref","unstructured":"Vogelsang, T.: Understanding the energy consumption of dynamic random access memories. In: MICRO (2010)","DOI":"10.1109\/MICRO.2010.42"},{"key":"473_CR3","unstructured":"Jung, M., Weis, C., Bertram, P., Braun G., Wehn, N.: Power modelling of 3D-stacked memories with TLM2.0 based virtual platforms. In: SNUG (2013)"},{"key":"473_CR4","doi-asserted-by":"crossref","unstructured":"Hansson, A., Agarwal, N., Kolli, A., Wenisch, T., Udipi, A.N.: Simulating DRAM controllers for future system architecture exploration. In: ISPASS (2014)","DOI":"10.1109\/ISPASS.2014.6844484"},{"key":"473_CR5","doi-asserted-by":"crossref","unstructured":"Rosenfeld, P., Cooper-Balis, E., Jacob, B.: DRAMSim2: a cycle accurate memory system simulator. In: IEEE Computer Society (2011)","DOI":"10.1109\/L-CA.2011.4"},{"key":"473_CR6","doi-asserted-by":"crossref","unstructured":"Jung, M., Weis, C., Wehn, N., Chandrasekar, K.: TLM Modelling of 3D stacked wide I\/O DRAM subsystems, a virtual platform for memory controller design space exploration. In: RAPIDO (2013)","DOI":"10.1145\/2432516.2432521"},{"key":"473_CR7","unstructured":"Micron.System Power Calculators: http:\/\/www.micron.com\/products\/support\/power-calculation"},{"key":"473_CR8","doi-asserted-by":"crossref","unstructured":"Chandrasekar, K., Akesson, B., Goossens, K.: Improved power modelling of DDR SDRAMs. In: DSD (2011)","DOI":"10.1109\/DSD.2011.17"},{"key":"473_CR9","doi-asserted-by":"crossref","unstructured":"Chandrasekar, K., et al.: Exploiting expendable process-margins in DRAMs for run-time performance optimization. In: DATE (2014)","DOI":"10.7873\/DATE.2014.186"},{"key":"473_CR10","doi-asserted-by":"crossref","unstructured":"Binkert, N. et al.: The gem5 simulator. In: ACM SIGARCH Computer Architecture News (2011)","DOI":"10.1145\/2024716.2024718"},{"key":"473_CR11","unstructured":"Azarkhish, E., et al.: A Logic-base interconnect for supporting near memory computation in the hybrid memory cube. In: MICRO (2014)"},{"key":"473_CR12","unstructured":"Hybrid Memory Cube Consortium: Hybrid memory cube specification 1.1. http:\/\/www.hybridmemorycube.org\/files\/SiteDownloads\/HMC%20Rev%201%5F1%20Specification . Accessed (2015)"},{"key":"473_CR13","unstructured":"Chen, K., et al.: CACTI-3DD: architecture-level modeling for 3D die-stacked DRAM main memory. In: DATE (2012)"},{"key":"473_CR14","doi-asserted-by":"crossref","unstructured":"Shih, H.C., et al.: DArT: a component-based DRAM area, power, and timing modeling tool. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 33, Issue 9 (2014)","DOI":"10.1109\/TCAD.2014.2323203"},{"key":"473_CR15","doi-asserted-by":"crossref","unstructured":"Kim, Y., Yang, W., Mutlu, O.: Ramulator: A fast and extensible DRAM simulator. IEEE Comput. Archit. Lett. 15, (2016)","DOI":"10.1109\/LCA.2015.2414456"},{"key":"473_CR16","doi-asserted-by":"crossref","unstructured":"Jacob, B., Spencer, W.Ng., Wang, D.T.: Memory Systems Cache, DRAM, Disk, Morgen Kaufmann 353\u2013496 (2008)","DOI":"10.1016\/B978-012379751-3.50010-2"},{"key":"473_CR17","unstructured":"Taassori, M., Chatterjee, N., Shafiee, A., Balasubramonian, R.: Exploring a brink-of-failure memory controller to design an approximate memory system. In: WACAS (2014)"},{"key":"473_CR18","unstructured":"Jedec Solid State Technology Association: DDR3 SDRAM (JESD 79-3) (2012)"},{"key":"473_CR19","doi-asserted-by":"crossref","unstructured":"Weis, C., Loi, I., Benini, L., Wehn, N.: Exploration and optimization of 3-D integrated DRAM subsystems. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, Issue 4 (2013)","DOI":"10.1109\/TCAD.2012.2235125"},{"key":"473_CR20","unstructured":"Arabinda, D., UBM TechInsights: Hynix DRAM layout, process integration adapt to change. http:\/\/www.embedded.com\/print\/4403547 (2012)"},{"key":"473_CR21","unstructured":"International technology roadmap for semiconductors. http:\/\/www.itrs.net\/Links\/2013ITRS\/Home2013.htm"},{"key":"473_CR22","doi-asserted-by":"crossref","unstructured":"Schloesser, T., et al.: A 6F2 buried wordline DRAM cell for 40 nm and beyond. In: Electron Devices Meeting (2008)","DOI":"10.1109\/IEDM.2008.4796820"},{"key":"473_CR23","unstructured":"Rabaey, J.M., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits A Design Perspective, 2nd edn. Prentice Hall, New York 623\u2013717, (2002)"},{"key":"473_CR24","unstructured":"Chandrasekar, K.: High-level power estimation and optimization of DRAMs, Ph.D. thesis, TU Delft (2014)"},{"key":"473_CR25","doi-asserted-by":"crossref","unstructured":"Gokhale, M., Lloyd, S., Macaraeg, C.: Hybrid memory cube performance characterization on data-centric workloads. In: Proceedings of the 5th Workshop on Irregular Applications: Architectures and Algorithms (2015)","DOI":"10.1145\/2833179.2833184"},{"key":"473_CR26","doi-asserted-by":"crossref","unstructured":"Sohn, K., et al.: A 1.2 V 30 nm 3.2 Gb\/s\/pin 4 Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme. IEEE J Solid-State Circuits 48(1), 168 (2013)","DOI":"10.1109\/JSSC.2012.2213512"},{"key":"473_CR27","doi-asserted-by":"crossref","unstructured":"Kim, J., et al.: A 1.2 V 12.8 GB\/s 2 Gb mobile wide-I\/O DRAM with 4 x 128 I\/Os using TSV based stacking. IEEE J. Solid-State Circuits 47(1), (2012)","DOI":"10.1109\/JSSC.2011.2164731"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-016-0473-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-016-0473-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-016-0473-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T11:56:40Z","timestamp":1568548600000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-016-0473-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,15]]},"references-count":27,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2017,12]]}},"alternative-id":["473"],"URL":"https:\/\/doi.org\/10.1007\/s10766-016-0473-y","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2016,11,15]]}}}