{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:44:29Z","timestamp":1740123869608,"version":"3.37.3"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2017,2,13]],"date-time":"2017-02-13T00:00:00Z","timestamp":1486944000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"Israel Ministery of Science","award":["3-10894"],"award-info":[{"award-number":["3-10894"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1007\/s10766-017-0491-4","type":"journal-article","created":{"date-parts":[[2017,2,13]],"date-time":"2017-02-13T17:48:15Z","timestamp":1487008095000},"page":"1461-1487","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Generating ASIPs with Reduced Number of Connections to the Register-File"],"prefix":"10.1007","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9963-1467","authenticated-orcid":false,"given":"Yosi","family":"Ben Asher","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Irina","family":"Lipov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladislav","family":"Tartakovsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dror","family":"Tiv","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,2,13]]},"reference":[{"key":"491_CR1","volume-title":"Compilers Principles, Techniques and Tools","author":"AV Aho","year":"1986","unstructured":"Aho, A.V., Sethi, R., Ullman, J.D.: Compilers Principles, Techniques and Tools. Addison-Wesley, Reading, MA (1986)"},{"key":"491_CR2","doi-asserted-by":"crossref","unstructured":"Atasu, K., Pozzi, L., Ienne, P.: Automatic application-specific instruction-set extensions under microarchitectural constraints. In: Proceedings of the 40th Annual Design Automation Conference (2003)","DOI":"10.1145\/775832.775897"},{"key":"491_CR3","volume-title":"Graph Drawing: Algorithms for the Visualization of Graphs","author":"GD Battista","year":"1998","unstructured":"Battista, G.D., Eades, P., Tamassia, R., Tollis, I.G.: Graph Drawing: Algorithms for the Visualization of Graphs. Prentice Hall PTR, Upper Saddle River (1998)"},{"key":"491_CR4","doi-asserted-by":"crossref","unstructured":"Ben-Asher, Y., Lipov, I., Tartakovsky, V., Tiv, D.: Using multi-op instructions as a way to generate aggressive asips. In: The 22nd IEEE International Symposium on Field-Programmable Custom Computing Machines FCCM (POSTER) (2014)","DOI":"10.1109\/FCCM.2014.16"},{"key":"491_CR5","doi-asserted-by":"crossref","first-page":"1216","DOI":"10.1109\/TC.2005.157","volume":"54","author":"P Biswas","year":"2005","unstructured":"Biswas, P., Dutt, N.D.: Code size reduction in heterogeneous-connectivity-based DSPs using instruction set extensions. IEEE Trans. Comput. 54, 1216\u20131226 (2005)","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"491_CR6","doi-asserted-by":"crossref","first-page":"435","DOI":"10.1109\/TCAD.2006.890582","volume":"26","author":"P Biswas","year":"2007","unstructured":"Biswas, P., Dutt, N.D., Pozzi, L., Ienne, P.: Introduction of architecturally visible storage in instruction set extensions. IEEE Trans. Comput-Aided Des. Integr. Circuits Syst. 26(3), 435\u2013446 (2007)","journal-title":"IEEE Trans. Comput-Aided Des. Integr. Circuits Syst."},{"issue":"4","key":"491_CR7","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1214\/aoap\/1177005586","volume":"2","author":"B Bollob\u00e1s","year":"1992","unstructured":"Bollob\u00e1s, B., Brightwell, G.: The height of a random partial order: concentration of measure. Ann. Appl. Probab. 2(4), 1009\u20131018 (1992)","journal-title":"Ann. Appl. Probab."},{"key":"491_CR8","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/2.839323","volume":"33","author":"TJ Callahan","year":"2000","unstructured":"Callahan, T.J., Hauser, J.R., Wawrzynek, J.: The garp architecture and C compiler. Computer 33, 62\u201369 (2000)","journal-title":"Computer"},{"key":"491_CR9","doi-asserted-by":"crossref","unstructured":"Chattopadhyay, A., Ahmed, W., Karari, K., Kammler, D., Leupers, R., Ascheid, G., Meyr, H.: Design space exploration of partially re-configurable embedded processors. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE\u201907 (2007)","DOI":"10.1109\/DATE.2007.364611"},{"issue":"10","key":"491_CR10","doi-asserted-by":"crossref","first-page":"1258","DOI":"10.1109\/TC.2005.156","volume":"54","author":"NT Clark","year":"2005","unstructured":"Clark, N.T., Zhong, H., Mahlke, S.A.: Automated custom instruction generation for domain-specific processor acceleration. IEEE Trans. Comput. 54(10), 1258\u20131270 (2005)","journal-title":"IEEE Trans. Comput."},{"key":"491_CR11","doi-asserted-by":"crossref","unstructured":"Cong, J., Fan, Y., Han, G., Zhang, Z.: Application-specific instruction generation for configurable processor architectures. In: Proceedings of the 2004 ACM\/SIGDA 12th International Symposium on Field Programmable Gate Arrays (2004)","DOI":"10.1145\/968280.968307"},{"issue":"9","key":"491_CR12","doi-asserted-by":"crossref","first-page":"986","DOI":"10.1109\/TVLSI.2006.884050","volume":"14","author":"J Cong","year":"2006","unstructured":"Cong, J., Han, G., Zhang, Z.: Architecture and compiler optimizations for data bandwidth improvement in configurable processors. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 14(9), 986\u2013997 (2006)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"491_CR13","doi-asserted-by":"crossref","first-page":"161166","DOI":"10.2307\/1969503","volume":"51","author":"RP Dilworth","year":"1950","unstructured":"Dilworth, R.P.: A decomposition theorem for partially ordered sets. Ann. Math. 51(1), 161166 (1950)","journal-title":"Ann. Math."},{"key":"491_CR14","doi-asserted-by":"crossref","unstructured":"Galuzzi, C., Bertels, K.: The instruction-set extension problem: a survey. In: Reconfigurable Computing: Architectures, Tools and Applications, pp. 209\u2013220. Springer (2008)","DOI":"10.1007\/978-3-540-78610-8_21"},{"key":"491_CR15","doi-asserted-by":"crossref","unstructured":"Hauck, S., Fry, T.W., Hosler, M.M., Kao, J.P.: The chimaera reconfigurable functional unit. In: Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines (1997)","DOI":"10.1109\/FPGA.1997.624608"},{"key":"491_CR16","doi-asserted-by":"crossref","unstructured":"Jain, M.K., Balakrishnan, M., Kumar, A.: Asip design methodologies: survey and issues. In: Proceedings of the The 14th International Conference on VLSI Design (VLSID\u201901) (2001)","DOI":"10.1109\/ICVD.2001.902643"},{"key":"491_CR17","doi-asserted-by":"crossref","first-page":"605","DOI":"10.1145\/605440.605446","volume":"7","author":"R Kastner","year":"2002","unstructured":"Kastner, R., Kaplan, A., Memik, S.O., Bozorgzadeh, E.: Instruction generation for hybrid reconfigurable systems. ACM Trans. Des. Autom. Electron. Syst. 7, 605\u2013627 (2002)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"491_CR18","doi-asserted-by":"crossref","unstructured":"Kohler, S., Braunes, J., Spallek, R.G., Sawitzki, S.: Improving code efficiency for reconfigurable vliw processors. In: IEEE Computer Society (IPDPS.2002) (2002)","DOI":"10.1109\/IPDPS.2002.1016549"},{"key":"491_CR19","doi-asserted-by":"crossref","unstructured":"Lattner, C., Adve, V.: LLVM: A compilation framework for lifelong program analysis & transformation. In: Proceedings of the 2004 International Symposium on Code Generation and Optimization (CGO\u201904). Palo Alto, California, March (2004)","DOI":"10.1109\/CGO.2004.1281665"},{"key":"491_CR20","volume-title":"Designing SOCs with Configured Cores: Unleashing the Tensilica Xtensa and Diamond Cores","author":"S Leibson","year":"2006","unstructured":"Leibson, S.: Designing SOCs with Configured Cores: Unleashing the Tensilica Xtensa and Diamond Cores. Morgan Kaufmann, Los Altos, CA (2006)"},{"key":"491_CR21","doi-asserted-by":"crossref","unstructured":"Liao, S., Devadas, S., Keutzer, K., Tjiang, S.: Instruction selection using binate covering for code size optimization. In: Conference on Computer-Aided Design, ICCAD-95, pp. 393\u2013399. IEEE (1995)","DOI":"10.1109\/ICCAD.1995.480146"},{"key":"491_CR22","doi-asserted-by":"crossref","unstructured":"Peymandoust, A., Pozzi, L., Ienne, P., De Micheli, G.: Automatic instruction set extension and utilization for embedded processors. In: Application-Specific Systems, Architectures, and Processors, 2003. Proceedings. IEEE International Conference on, pp. 108\u2013118. IEEE (2003)","DOI":"10.1109\/ASAP.2003.1212834"},{"key":"491_CR23","doi-asserted-by":"crossref","unstructured":"Pozzi, L., Ienne, P.: Exploiting pipelining to relax register-file port constraints of instruction-set extensions. In: Proceedings of the 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES\u201905 (2005)","DOI":"10.1145\/1086297.1086300"},{"issue":"4","key":"491_CR24","first-page":"22","volume":"8","author":"M Pricopi","year":"2012","unstructured":"Pricopi, M., Mitra, T.: Bahurupi: a polymorphic heterogeneous multi-core architecture. ACM Trans. Archit. Code Optim. (TACO) 8(4), 22 (2012)","journal-title":"ACM Trans. Archit. Code Optim. (TACO)"},{"key":"491_CR25","doi-asserted-by":"crossref","unstructured":"Radhakrishnan, S., Guo, H., Parameswaran, S.: Dual-pipeline heterogeneous asip design. In: Proceedings of the 2nd IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (2004)","DOI":"10.1145\/1016720.1016727"},{"key":"491_CR26","unstructured":"Thite, S.: On covering a graph optimally with induced subgraphs. ArXiv preprint arXiv:cs\/0604013 (2006)"},{"issue":"8","key":"491_CR27","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1109\/TC.1981.1675837","volume":"100","author":"JR VanAken","year":"1981","unstructured":"VanAken, J.R., Zick, G.L.: The expression processor: a pipelined, multiple-processor architecture. IEEE Trans. Comput. 100(8), 525\u2013536 (1981)","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"491_CR28","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1007\/BF00209910","volume":"1","author":"D Verkest","year":"1996","unstructured":"Verkest, D., Van R, Karl, Bolsens, I., De Man, H.: Coware design environment for heterogeneous hardware\/software systems. Des. Autom. Embed. Syst. 1(4), 357\u2013386 (1996)","journal-title":"Des. Autom. Embed. Syst."},{"issue":"7","key":"491_CR29","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/43.644030","volume":"16","author":"T Villa","year":"1997","unstructured":"Villa, T., Kam, T., Brayton, R.K., Sangiovanni-Vincenteili, A.L.: Explicit and implicit algorithms for binate covering problems. IEEE Trans. Comput-Aided Des. Integr. Circuits Syst. 16(7), 677\u2013691 (1997)","journal-title":"IEEE Trans. Comput-Aided Des. Integr. Circuits Syst."},{"key":"491_CR30","doi-asserted-by":"crossref","unstructured":"Yu, P., Mitra, T.: Disjoint pattern enumeration for custom instructions identification. In: Field Programmable Logic and Applications, 2007. FPL 2007. International Conference on, pp. 273\u2013278. IEEE (2007)","DOI":"10.1109\/FPL.2007.4380659"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-017-0491-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-017-0491-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-017-0491-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,18]],"date-time":"2019-09-18T12:46:05Z","timestamp":1568810765000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-017-0491-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2,13]]},"references-count":30,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2017,12]]}},"alternative-id":["491"],"URL":"https:\/\/doi.org\/10.1007\/s10766-017-0491-4","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2017,2,13]]}}}