{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T06:21:06Z","timestamp":1648794066855},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2017,10,10]],"date-time":"2017-10-10T00:00:00Z","timestamp":1507593600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1007\/s10766-017-0527-9","type":"journal-article","created":{"date-parts":[[2017,10,10]],"date-time":"2017-10-10T09:54:19Z","timestamp":1507629259000},"page":"736-748","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Partial-PreSET: Enhancing Lifetime of PCM-Based Main Memory with Fine-Grained SET Operations"],"prefix":"10.1007","volume":"46","author":[{"given":"Yang","family":"Shi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanmin","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linpeng","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,10,10]]},"reference":[{"issue":"12","key":"527_CR1","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/MC.2003.1250880","volume":"36","author":"C Lefurgy","year":"2003","unstructured":"Lefurgy, C., Rajamani, K., Rawson, F., Felter, W., Kistler, M., Keller, T.W.: Energy management for commercial servers. Computer 36(12), 39\u201348 (2003)","journal-title":"Computer"},{"issue":"4","key":"527_CR2","first-page":"134","volume":"6","author":"M Qureshi","year":"2011","unstructured":"Qureshi, M., Gurumurthi, S., Rajendran, B.: Phase change memory: from devices to systems. Synth. Lect. Comput. Archit. 6(4), 134 (2011)","journal-title":"Synth. Lect. Comput. Archit."},{"issue":"3","key":"527_CR3","doi-asserted-by":"crossref","first-page":"380","DOI":"10.1145\/2366231.2337203","volume":"40","author":"MK Qureshi","year":"2012","unstructured":"Qureshi, M.K., Franceschini, M.M., Jagmohan, A., Lastras, L.A.: Preset: improving performance of phase change memories by exploiting asymmetry in write times. ACM SIGARCH Comput. Archit. News 40(3), 380\u2013391 (2012)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"1","key":"527_CR4","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1109\/JSSC.2007.908001","volume":"43","author":"K-J Lee","year":"2008","unstructured":"Lee, K.-J., Cho, B.-H., Cho, W.-Y., Kang, S., Choi, B.-G., Oh, H.-R., Lee, C.-S., Kim, H.-J., Park, J.-M., Wang, Q., et al.: A 90 nm 1.8 V 512 Mb diode-switch PRAM with 266 MB\/s read throughput. IEEE J. Solid State Circuits 43(1), 150\u2013162 (2008)","journal-title":"IEEE J. Solid State Circuits"},{"key":"527_CR5","doi-asserted-by":"crossref","unstructured":"Mohammad, A., Kandemir, M.T., Sivasubramaniam, A., Das, C.R.: Boosting access parallelism to PCM-based main memory. In: International Symposium on Computer Architecture, pp. 695\u2013706 (2016)","DOI":"10.1145\/3007787.3001211"},{"key":"527_CR6","doi-asserted-by":"crossref","unstructured":"Zhou, P., Zhao, B., Yang, J., Zhang, Y.: A durable and energy efficient main memory using phase change memory technology. In: International Symposium on Computer, Architecture, pp. 14\u201323 (2009)","DOI":"10.1145\/1555754.1555759"},{"key":"527_CR7","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Franceschini, M.M., Lastras-Montano, L.A.: Improving read performance of phase change memories via write cancellation and write pausing. In: IEEE International Symposium on High Performance Computer, Architecture, pp. 1\u201311 (2010)","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"527_CR8","doi-asserted-by":"crossref","unstructured":"Patel, A., Afram, F., Chen, S., Ghose, K.: MARSS: a full system simulator for multicore x86 CPUs. In: Design Automation Conference, DAC 2011, San Diego, California, USA, June, pp. 1050\u20131055 (2011)","DOI":"10.1145\/2024724.2024954"},{"key":"527_CR9","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Srinivasan, V., Rivers, J.A.: Scalable high performance main memory system using phase-change memory technology. In: International Symposium on Computer Architecture, pp. 24\u201333 (2009)","DOI":"10.1145\/1555754.1555760"},{"issue":"3","key":"527_CR10","doi-asserted-by":"crossref","first-page":"383","DOI":"10.1145\/1816038.1816014","volume":"38","author":"NH Seong","year":"2010","unstructured":"Seong, N.H., Woo, D.H., Lee, H.-H.S.: Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping. ACM SIGARCH Comput. Archit. News 38(3), 383\u2013394 (2010)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"527_CR11","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Karidis, J., Franceschini, M., Srinivasan, V.: Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. In: IEEE\/ACM International Symposium on Microarchitecture, pp. 14\u201323 (2009)","DOI":"10.1145\/1669112.1669117"},{"issue":"1","key":"527_CR12","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/TCAD.2016.2561408","volume":"36","author":"M Zhao","year":"2016","unstructured":"Zhao, M., Xue, Y., Hu, J., Yang, C., Liu, T., Jia, Z., Xue, C.J.: State asymmetry driven state remapping in phase change memory. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst 36(1), 27\u201340 (2016)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"},{"key":"527_CR13","doi-asserted-by":"crossref","unstructured":"Zhao, M., Shi, L., Yang, C., Xue, C.J.: Leveling to the last mile: near-zero-cost bit level wear leveling for PCM-based main memory. In: IEEE International Conference on Computer Design, pp. 16\u201321 (2014)","DOI":"10.1109\/ICCD.2014.6974656"},{"key":"527_CR14","doi-asserted-by":"crossref","unstructured":"Shi, Y., Zhu, Y., Huang, L.: Partial-preset: enhancing lifetime of PCM-based main memory with fine-grained set operations. In: International Conference on Network and Parallel Computing (2017)","DOI":"10.1007\/978-3-319-68210-5"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-017-0527-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-017-0527-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-017-0527-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T11:52:38Z","timestamp":1570189958000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-017-0527-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,10]]},"references-count":14,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,8]]}},"alternative-id":["527"],"URL":"https:\/\/doi.org\/10.1007\/s10766-017-0527-9","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,10,10]]}}}