{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T14:40:07Z","timestamp":1751553607312,"version":"3.41.0"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2018,4,6]],"date-time":"2018-04-06T00:00:00Z","timestamp":1522972800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"ARTEMIS Joint Undertaking","award":["621439"],"award-info":[{"award-number":["621439"]}]},{"DOI":"10.13039\/501100004370","name":"Tampereen Teknillinen Yliopisto","doi-asserted-by":"crossref","award":["(doctoral program)"],"award-info":[{"award-number":["(doctoral program)"]}],"id":[{"id":"10.13039\/501100004370","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100002341","name":"Suomen Akatemia","doi-asserted-by":"publisher","award":["253087"],"award-info":[{"award-number":["253087"]}],"id":[{"id":"10.13039\/501100002341","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003406","name":"Tekes","doi-asserted-by":"crossref","award":["40081\/14"],"award-info":[{"award-number":["40081\/14"]}],"id":[{"id":"10.13039\/501100003406","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100002341","name":"Academy of Finland","doi-asserted-by":"publisher","award":["297548"],"award-info":[{"award-number":["297548"]}],"id":[{"id":"10.13039\/501100002341","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003406","name":"Tekes","doi-asserted-by":"publisher","award":["1846\/31\/2014"],"award-info":[{"award-number":["1846\/31\/2014"]}],"id":[{"id":"10.13039\/501100003406","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1007\/s10766-018-0568-8","type":"journal-article","created":{"date-parts":[[2018,4,6]],"date-time":"2018-04-06T21:29:19Z","timestamp":1523050159000},"page":"1283-1303","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Variable Length Instruction Compression on Transport Triggered Architectures"],"prefix":"10.1007","volume":"46","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1082-9587","authenticated-orcid":false,"given":"Timo","family":"Viitanen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janne","family":"Helkala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heikki","family":"Kultala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pekka","family":"J\u00e4\u00e4skel\u00e4inen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarmo","family":"Takala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tommi","family":"Zetterman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heikki","family":"Berg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,4,6]]},"reference":[{"key":"568_CR1","volume-title":"Microprocessor Architectures: From VLIW to TTA","author":"H Corporaal","year":"1997","unstructured":"Corporaal, H.: Microprocessor Architectures: From VLIW to TTA. Wiley, Chichester (1997)"},{"key":"568_CR2","doi-asserted-by":"publisher","unstructured":"Deepaksubramanyan, B.S., Nun\u030bez, A.: Analysis of subthreshold leakage reduction in CMOS digital circuits. In: Proc. Midwest Symp. Circ. Syst., pp. 1400\u20131404. Montreal, QC (2007). https:\/\/doi.org\/10.1109\/MWSCAS.2007.4488809","DOI":"10.1109\/MWSCAS.2007.4488809"},{"key":"568_CR3","doi-asserted-by":"publisher","unstructured":"Esko, O., J\u00e4\u00e4skel\u00e4inen, P., Huerta, P., de\u00a0La\u00a0Lama, C., Takala, J., Martinez, J.: Customized exposed datapath soft-core design flow with compiler support. In: Proc. Int. Conf. Field Programmable Logic and Applications, pp. 217\u2013222. Milan, Italy (2010). https:\/\/doi.org\/10.1109\/FPL.2010.51","DOI":"10.1109\/FPL.2010.51"},{"key":"568_CR4","doi-asserted-by":"publisher","first-page":"242","DOI":"10.2197\/ipsjjip.17.242","volume":"17","author":"Y Hara","year":"2009","unstructured":"Hara, Y., Tomiyama, H., Honda, S., Takada, H.: Proposal and quantitative analysis of the CHStone benchmark program suite for practical C-based high-level synthesis. J. Inf. Process. 17, 242\u2013254 (2009). https:\/\/doi.org\/10.2197\/ipsjjip.17.242","journal-title":"J. Inf. Process."},{"key":"568_CR5","doi-asserted-by":"crossref","unstructured":"He, Y., She, D., Mesman, B., Corporaal, H.: MOVE-Pro: a low power and high code density TTA architecture. In: Proc. Int. Conf. Embedded Comput. Syst.: Architectures, Modeling and Simulation, pp. 294\u2013301. Samos, Greece (2011)","DOI":"10.1109\/SAMOS.2011.6045474"},{"key":"568_CR6","unstructured":"Heikkinen, J.: Program compression in long instruction word application-specific instruction-set processors. Ph.D. thesis, Tampere Univ. Tech., Finland (2007)"},{"key":"568_CR7","doi-asserted-by":"publisher","first-page":"139","DOI":"10.1016\/j.micpro.2008.10.001","volume":"2","author":"J Heikkinen","year":"2009","unstructured":"Heikkinen, J., Takala, J., Corporaal, H.: Dictionary-based program compression on customizable processor architectures. Microprocess. Microsyst. 2, 139\u2013153 (2009)","journal-title":"Microprocess. Microsyst."},{"key":"568_CR8","doi-asserted-by":"crossref","unstructured":"Helkala, J., Viitanen, T., Kultala, H., J\u00e4\u00e4skel\u00e4inen, P., Takala, J., Zetterman, T., Berg, H.: Variable length instruction compression on Transport Triggered Architectures. In: Proc. Int. Conf. Embedded Comput. Syst.: Architectures, Modeling and Simulation, pp. 149\u2013155. Samos, Greece (2014)","DOI":"10.1109\/SAMOS.2014.6893206"},{"key":"568_CR9","doi-asserted-by":"crossref","unstructured":"J\u00e4\u00e4skel\u00e4inen, P., Guzma, V., Cilio, A., Takala, J.: Codesign toolset for application-specific instruction-set processors. In: Proc. SPIE Multimedia on Mobile Devices, pp. 65,070X\u20131 \u2013 65,070X\u201311. San Jose, USA (2007)","DOI":"10.1117\/12.707233"},{"key":"568_CR10","doi-asserted-by":"crossref","unstructured":"Kultala, H., Viitanen, T., J\u00e4\u00e4skel\u00e4inen, P., Helkala, J., Takala, J.: Compiler optimizations for code density of variable length instructions. In: Proc. IEEE Workshop on Signal Processing Systems, pp. 1\u20136. Belfast, UK (2014)","DOI":"10.1109\/SiPS.2014.6986074"},{"key":"568_CR11","doi-asserted-by":"publisher","unstructured":"Pan, H., Asanovi\u0107, K.: Heads and tails: a variable-length instruction format supporting parallel fetch and decode. In: Proc. Int. Conf. Compilers Arch. Synthesis for Embedded Syst., pp. 168\u2013175. Atlanta, Georgia (2001). https:\/\/doi.org\/10.1145\/502217.502244","DOI":"10.1145\/502217.502244"},{"key":"568_CR12","doi-asserted-by":"publisher","unstructured":"Pilo, H., Adams, C.A., Arsovski, I., Houle, R.M., Lamphier, S.M., Lee, M.M., Pavlik, F.M., Sambatur, S.N., Seferagic, A., Wu, R., Younus, M.I.: A 64 Mb SRAM in 22 nm SOI technology featuring fine-granularity power gating and low-energy power-supply-partition techniques for 37% leakage reduction. In: Proc. IEEE Int. Solid-State Circ. Conf. Digest Tech. Papers, pp. 322\u2013323. San Francisco, USA (2013). https:\/\/doi.org\/10.1109\/ISSCC.2013.6487753","DOI":"10.1109\/ISSCC.2013.6487753"},{"key":"568_CR13","unstructured":"Schlansker, M.S., Rau, B.R.: EPIC: An Architecture for Instruction-Level Parallel Processors. Tech. rep, Hewlett-Packard (2000)"},{"issue":"5","key":"568_CR14","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1109\/40.464580","volume":"15","author":"S Segars","year":"1995","unstructured":"Segars, S., Clarke, K., Goudge, L.: Embedded control problems, thumb, and the ARM7TDMI. IEEE Micro 15(5), 22\u201330 (1995). https:\/\/doi.org\/10.1109\/40.464580","journal-title":"IEEE Micro"},{"key":"568_CR15","doi-asserted-by":"crossref","unstructured":"Shahabuddin, S., Janhunen, J., Bayramoglu, M.F., Juntti, M., Ghazi, A., Silv\u00e9n, O.: Design of a unified transport triggered processor for LDPC\/turbo decoder. In: Proc. Int. Conf. Embedded Comput. Syst.: Architectures, Modeling and Simulation, pp. 288\u2013295. IEEE (2013)","DOI":"10.1109\/SAMOS.2013.6621137"},{"key":"568_CR16","doi-asserted-by":"crossref","unstructured":"Sheng, L., Ahn, J.H., Strong, R., Brockman, J., Tullsen, D., Jouppi, N.: McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: Proceedings of Annual International Symposium on Microarchitecture, pp. 469\u2013480. New York, USA (2009)","DOI":"10.1145\/1669112.1669172"},{"key":"568_CR17","doi-asserted-by":"crossref","unstructured":"Thoziyoor, S., Ahn, J.H., Monchiero, M., Brockman, J.B., Jouppi, N.P.: A comprehensive memory modeling tool and its application to the design and analysis of future memory hierarchies. In: Proc. ACM\/IEEE Int. Symp. Comp. Arch., pp. 51\u201362. Beijing, China (2008)","DOI":"10.1109\/ISCA.2008.16"},{"key":"568_CR18","doi-asserted-by":"crossref","unstructured":"Viitanen, T., Kultala, H., Jaaskelainen, P., Takala, J.: Heuristics for greedy transport triggered architecture interconnect exploration. In: Proc. Int. Conf. Compilers, Architecture and Synthesis for Embedded Systems, pp. 1\u20137 (2014)","DOI":"10.1145\/2656106.2656123"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-018-0568-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-018-0568-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-018-0568-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T13:59:20Z","timestamp":1751551160000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-018-0568-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,6]]},"references-count":18,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2018,12]]}},"alternative-id":["568"],"URL":"https:\/\/doi.org\/10.1007\/s10766-018-0568-8","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2018,4,6]]},"assertion":[{"value":"7 May 2015","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 March 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 April 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}