{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:44:32Z","timestamp":1740123872117,"version":"3.37.3"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2018,4,4]],"date-time":"2018-04-04T00:00:00Z","timestamp":1522800000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2018,4,4]],"date-time":"2018-04-04T00:00:00Z","timestamp":1522800000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1319095","CNS-1319495"],"award-info":[{"award-number":["CNS-1319095","CNS-1319495"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1301924"],"award-info":[{"award-number":["CNS-1301924"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"European Union FP7 P-SOCRATES","award":["g.a. 611016"],"award-info":[{"award-number":["g.a. 611016"]}]},{"name":"European Union ERC MULTITHERMAN","award":["g.a. 291125"],"award-info":[{"award-number":["g.a. 291125"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1007\/s10766-018-0569-7","type":"journal-article","created":{"date-parts":[[2018,4,4]],"date-time":"2018-04-04T07:48:19Z","timestamp":1522828099000},"page":"1304-1328","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Hardware Transactional Memory Exploration in Coherence-Free Many-Core Architectures"],"prefix":"10.1007","volume":"46","author":[{"given":"Dimitra","family":"Papagiannopoulou","sequence":"first","affiliation":[]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[]},{"given":"Tali","family":"Moreshet","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]},{"given":"Maurice","family":"Herlihy","sequence":"additional","affiliation":[]},{"given":"R. Iris","family":"Bahar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,4,4]]},"reference":[{"key":"569_CR1","unstructured":"Adapteva: Epiphany-IV 64-core 28nm microprocessor (E64G401). \n                    http:\/\/www.adapteva.com\/epiphanyiv\/\n                    \n                   (2013)"},{"key":"569_CR2","unstructured":"Bit-tech.net: IBM releases \u201cworld\u2019s most powerful\u201d 5.5GHz processor. \n                    http:\/\/www.bit-tech.net\/news\/hardware\/2012\/08\/29\/ibm-zec12\/1\n                    \n                  , 8 Sept 2012"},{"key":"569_CR3","doi-asserted-by":"publisher","unstructured":"Bortolotti, D., Pinto, C., Marongiu, A., Ruggiero, M., Benini, L.: Virtualsoc: A full-system simulation environment for massively parallel heterogeneous system-on-chip. In: 2013 IEEE International Symposium on Parallel and Distributed Processing, pp. 2182\u20132187 (2013). \n                    https:\/\/doi.org\/10.1109\/IPDPSW.2013.177","DOI":"10.1109\/IPDPSW.2013.177"},{"key":"569_CR4","doi-asserted-by":"crossref","unstructured":"Ferri, C., Marongiu, A., Lipton, B., Moreshet, T., Bahar, R.I., Herlihy, M., Benini, L.: SoC-TM: integrated HW\/SW support for transactional memory programming on embedded mpsocs. In: CODES, pp. 39\u201348. Taipei, Taiwan (2011)","DOI":"10.1145\/2039370.2039380"},{"issue":"10","key":"569_CR5","doi-asserted-by":"publisher","first-page":"1042","DOI":"10.1016\/j.jpdc.2010.02.003","volume":"70","author":"C Ferri","year":"2010","unstructured":"Ferri, C., Wood, S., Moreshet, T., Bahar, R.I., Herlihy, M.: Embedded-TM: energy and complexity-effective hardware transactional memory for embedded multicore systems. J. Parallel Distrib. Comput. 70(10), 1042\u20131052 (2010)","journal-title":"J. Parallel Distrib. Comput."},{"key":"569_CR6","doi-asserted-by":"crossref","unstructured":"Helmstetter, C., Joloboff, V.: SimSoC: a systemC TLM integrated ISS for full system simulation. In: IEEE Asia Pacific Conference, pp. 1759\u20131762 (2008)","DOI":"10.1109\/APCCAS.2008.4746381"},{"key":"569_CR7","doi-asserted-by":"publisher","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: ISCA, pp. 289\u2013300 (1993). \n                    https:\/\/doi.org\/10.1145\/165123.165164","DOI":"10.1145\/165123.165164"},{"key":"569_CR8","doi-asserted-by":"publisher","unstructured":"Hong, S., Oguntebi, T., Casper, J., Bronson, N., Kozyrakis, C., Olukotun, K.: Eigenbench: A simple exploration tool for orthogonal tm characteristics. In: Proceedings of the IEEE International Symposium on Workload Characterization (IISWC\u201910), IISWC \u201910, pp. 1\u201311. IEEE Computer Society, Washington (2010). \n                    https:\/\/doi.org\/10.1109\/IISWC.2010.5648812","DOI":"10.1109\/IISWC.2010.5648812"},{"key":"569_CR9","doi-asserted-by":"publisher","unstructured":"Hong, S., Oguntebi, T., Casper, J., Bronson, N., Kozyrakis, C., Olukotun, K.: Eigenbench: a simple exploration tool for orthogonal TM characteristics. In: IEEE International Symposium on Workload Characterization (IISWC), 2010, pp. 1\u201311 (2010). \n                    https:\/\/doi.org\/10.1109\/IISWC.2010.5648812","DOI":"10.1109\/IISWC.2010.5648812"},{"key":"569_CR10","unstructured":"Intel Corporation: Transactional Synchronization in Haswell. \n                    http:\/\/software.intel.com\/en-us\/blogs\/2012\/02\/07\/transactional-synchronization-in-haswell\/\n                    \n                  , 8 Sept 2012"},{"key":"569_CR11","unstructured":"Kalray: MPPA 256\u2014Programmable Manycore Processor. \n                    www.kalray.eu\/products\/mppa-manycore\/mppa-256\/"},{"key":"569_CR12","doi-asserted-by":"crossref","unstructured":"Kunz, L., Gir\u00e3o, G., Wagner, F.: Evaluation of a hardware transactional memory model in an NoC-based embedded MPSoC. In: SBCCI, pp. 85\u201390. S\u00e3o Paulo, Brazil (2010)","DOI":"10.1145\/1854153.1854177"},{"key":"569_CR13","doi-asserted-by":"crossref","unstructured":"Melpignano, D., Benini, L., Flamand, E., Jego, B., Lepley, T., Haugou, G., Clermidy, F., Dutoit, D.: Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications. In: DAC, pp. 1137\u20131142. ACM (2012)","DOI":"10.1145\/2228360.2228568"},{"issue":"10","key":"569_CR14","doi-asserted-by":"publisher","first-page":"1024","DOI":"10.1016\/j.jpdc.2010.02.007","volume":"70","author":"Q Meunier","year":"2010","unstructured":"Meunier, Q., Petrot, F.: Lightweight transactional memory systems for NoCs based architectures: design, implementation and comparison of two policies. J. Parallel Distrib. Comput. 70(10), 1024\u20131041 (2010)","journal-title":"J. Parallel Distrib. Comput."},{"key":"569_CR15","unstructured":"Minh, C.C., Chung, J., Kozyrakis, C., Olukotun, K.: STAMP: Stanford transactional applications for multi-processing. In: International Symposium on Workload Characterization (2008)"},{"key":"569_CR16","unstructured":"Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: log-based transactional memory. In: HPCA, pp. 254\u2013265 (2006)"},{"key":"569_CR17","unstructured":"NVIDIA: NVIDIA\u2019s next generation CUDA compute architecture: Fermi. White paper, NVIDIA (2009)"},{"issue":"3","key":"569_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2700097","volume":"14","author":"Dimitra Papagiannopoulou","year":"2015","unstructured":"Papagiannopoulou, D., Capodanno, G., Moreshet, T., Herlihy, M., Bahar, R.: Energy-efficient and high-performance lock speculation hardware for embedded multicore systems. ACM Trans. Embed. Comput. Syst. (2015). \n                    https:\/\/doi.org\/10.1145\/2700097","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"569_CR19","doi-asserted-by":"publisher","unstructured":"Papagiannopoulou, D., Marongiu, A., Moreshet, T., Benini, L., Herlihy, M., Bahar, R.: Playing with fire: transactional memory revisited for error-resilient and energy-efficient MPSoC execution. In: GLSVLSI (2015). \n                    https:\/\/doi.org\/10.1145\/2742060.2742090","DOI":"10.1145\/2742060.2742090"},{"key":"569_CR20","doi-asserted-by":"publisher","unstructured":"Papagiannopoulou, D., Moreshet, T., Marongiu, A., Benini, L., Herlihy, M., Bahar, R.: Speculative synchronization for coherence-free embedded NUMA architectures. In: SAMOS, pp. 99\u2013106 (2014). \n                    https:\/\/doi.org\/10.1109\/SAMOS.2014.6893200","DOI":"10.1109\/SAMOS.2014.6893200"},{"key":"569_CR21","unstructured":"Rajwar, R., Goodman, J.R.: Speculative lock elision: enabling highly concurrent multithreaded execution. In: MICRO, pp. 294\u2013305 (2001). \n                    http:\/\/dl.acm.org\/citation.cfm?id=563998.564036"},{"key":"569_CR22","doi-asserted-by":"publisher","unstructured":"Rajwar, R., Goodman, J.R.: Transactional lock-free execution of lock-based programs. In: ASPLOS, pp. 5\u201317 (2002). \n                    https:\/\/doi.org\/10.1145\/605397.605399","DOI":"10.1145\/605397.605399"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-018-0569-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-018-0569-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-018-0569-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,17]],"date-time":"2020-05-17T10:32:27Z","timestamp":1589711547000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-018-0569-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,4]]},"references-count":22,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2018,12]]}},"alternative-id":["569"],"URL":"https:\/\/doi.org\/10.1007\/s10766-018-0569-7","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2018,4,4]]},"assertion":[{"value":"5 May 2015","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 April 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 April 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}