{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,15]],"date-time":"2026-10-15T16:28:22Z","timestamp":1792081702135,"version":"4.4.0"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2018,11,20]],"date-time":"2018-11-20T00:00:00Z","timestamp":1542672000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2018,11,20]],"date-time":"2018-11-20T00:00:00Z","timestamp":1542672000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"crossref","award":["CCF- 1149557"],"award-info":[{"award-number":["CCF- 1149557"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"crossref","award":["CNS-1618786"],"award-info":[{"award-number":["CNS-1618786"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100007245","name":"Microelectronics Advanced Research Corporation","doi-asserted-by":"publisher","award":["2016-TS-2684"],"award-info":[{"award-number":["2016-TS-2684"]}],"id":[{"id":"10.13039\/100007245","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1007\/s10766-018-0608-4","type":"journal-article","created":{"date-parts":[[2018,11,20]],"date-time":"2018-11-20T14:50:29Z","timestamp":1542725429000},"page":"595-620","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":17,"title":["Covert Timing Channels Exploiting Cache Coherence Hardware: Characterization and Defense"],"prefix":"10.1007","volume":"47","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0360-5641","authenticated-orcid":false,"given":"Fan","family":"Yao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Milo\u0161","family":"Doroslova\u010dki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guru","family":"Venkataramani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2018,11,20]]},"reference":[{"key":"608_CR1","unstructured":"Department of Defense Standard: Trusted computer system evaluation criteria. US Department of Defense (1983)"},{"key":"608_CR2","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/MM.2016.83","volume":"36","author":"G Venkataramani","year":"2016","unstructured":"Venkataramani, G., Chen, J., Doroslovacki, M.: Detecting hardware covert timing channels. IEEE Micro 36, 17\u201327 (2016)","journal-title":"IEEE Micro"},{"key":"608_CR3","unstructured":"Chen, A., Moore, W.B., Xiao, H., Haeberlen, A., Phan, L.T.X., Sherr, M., Zhou, W.: Detecting covert timing channels with time-deterministic replay. In: USENIX Symposium on Operating Systems Design and Implementation, pp. 541\u2013554 (2014)"},{"key":"608_CR4","doi-asserted-by":"crossref","unstructured":"Ac\u0131i\u00e7mez, O., Brumley, B.B., Grabher, P.: New results on instruction cache attacks. In: International Workshop on Cryptographic Hardware and Embedded Systems, pp. 110\u2013124, Springer (2010)","DOI":"10.1007\/978-3-642-15031-9_8"},{"key":"608_CR5","doi-asserted-by":"crossref","unstructured":"Acii\u00e7mez, O.: Yet another microarchitectural attack: exploiting I-cache. In: Proceedings of ACM Workshop on Computer Security Architecture, pp. 11\u201318, ACM (2007)","DOI":"10.1145\/1314466.1314469"},{"key":"608_CR6","doi-asserted-by":"crossref","unstructured":"Xu, Y., Bailey, M., Jahanian, F., Joshi, K., Hiltunen, M., Schlichting, R.: An exploration of L2 cache covert channels in virtualized environments. In: Proceedings of ACM Workshop on Cloud Computing Security, pp. 29\u201340, ACM (2011)","DOI":"10.1145\/2046660.2046670"},{"key":"608_CR7","doi-asserted-by":"crossref","unstructured":"Liu, F., Yarom, Y., Ge, Q., Heiser, G., Lee, R.B.: Last-level cache side-channel attacks are practical. In: Proceedings of IEEE Symposium on Security and Privacy, pp. 605\u2013622, IEEE (2015)","DOI":"10.1109\/SP.2015.43"},{"key":"608_CR8","unstructured":"Yarom, Y., Falkner, K.: Flush + reload: a high resolution, low noise, L3 cache side-channel attack. In: USENIX Security Symposium, pp. 719\u2013732 (2014)"},{"key":"608_CR9","doi-asserted-by":"crossref","unstructured":"Irazoqui, G., Eisenbarth, T., Sunar, B.: Cross processor cache attacks. In: Proceedings of ACM Asia Conference on Computer and Communications Security, pp. 353\u2013364, ACM (2016)","DOI":"10.1145\/2897845.2897867"},{"key":"608_CR10","doi-asserted-by":"crossref","unstructured":"Yao, F., Doroslovacki, M., Venkataramani, G.: Are coherence protocol states vulnerable to information leakage? In: Proceedings of IEEE International Symposium on High Performance Computer Architecture, pp. 168\u2013179, IEEE (2018)","DOI":"10.1109\/HPCA.2018.00024"},{"key":"608_CR11","doi-asserted-by":"crossref","unstructured":"Liu, F., Lee, R.B.: Random fill cache architecture. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture, pp. 203\u2013215, IEEE (2014)","DOI":"10.1109\/MICRO.2014.28"},{"issue":"2","key":"608_CR12","doi-asserted-by":"publisher","first-page":"494","DOI":"10.1145\/1273440.1250723","volume":"35","author":"Z Wang","year":"2007","unstructured":"Wang, Z., Lee, R.B.: New cache designs for thwarting software cache-based side channel attacks. ACM SIGARCH Comput. Archit. News 35(2), 494\u2013505 (2007)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"608_CR13","doi-asserted-by":"crossref","unstructured":"Liu, F., Ge, Q., Yarom, Y., Mckeen, F., Rozas, C., Heiser, G., Lee, R.B.: CATalyst: Defeating last-level cache side channel attacks in cloud computing. In: Proceedings of IEEE International Symposium on High Performance Computer Architecture, pp. 406\u2013418, IEEE (2016)","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"608_CR14","doi-asserted-by":"crossref","unstructured":"Wang, Y., Ferraiuolo, A., Zhang, D., Myers, A.C., Suh, G.E.: Secdcp: secure dynamic cache partitioning for efficient timing channel protection. In: Proceedings of IEEE Design Automation Conference, pp. 1\u20136, IEEE (2016)","DOI":"10.1145\/2897937.2898086"},{"key":"608_CR15","unstructured":"Intel QuickPath Architecture. http:\/\/www.intel.com\/pressroom\/archive\/reference\/whitepaper_QuickPath.pdf (2012). Accessed Jan 2018"},{"issue":"2","key":"608_CR16","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/MM.2010.31","volume":"30","author":"P Conway","year":"2010","unstructured":"Conway, P., Kalyanasundharam, N., Donley, G., Lepak, K., Hughes, B.: Cache hierarchy and memory subsystem of the AMD Opteron processor. IEEE Micro 30(2), 16\u201329 (2010)","journal-title":"IEEE Micro"},{"issue":"3","key":"608_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.2200\/S00346ED1V01Y201104CAC016","volume":"6","author":"DJ Sorin","year":"2011","unstructured":"Sorin, D.J., Hill, M.D., Wood, D.A.: A primer on memory consistency and cache coherence. Synth. Lect. Comput. Archit. 6(3), 1\u2013212 (2011)","journal-title":"Synth. Lect. Comput. Archit."},{"issue":"SI","key":"608_CR18","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1145\/844128.844146","volume":"36","author":"C\u00a0A Waldspurger","year":"2002","unstructured":"Waldspurger, C\u00a0.A.: Memory resource management in VMware ESX server. ACM SIGOPS Operat. Syst. Rev. 36(SI), 181\u2013194 (2002)","journal-title":"ACM SIGOPS Operat. Syst. Rev."},{"key":"608_CR19","unstructured":"Barresi, A., Razavi, K., Payer, M., Gross, T.R.: CAIN: silently breaking ASLR in the cloud. In: USENIX Workshop on Offensive Technologies (2015)"},{"key":"608_CR20","unstructured":"Using Intel VTune Amplifier. https:\/\/goo.gl\/E9Fp2m (2013). Accessed Jan 2018"},{"issue":"1","key":"608_CR21","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/TIT.1962.1057683","volume":"8","author":"R Gallager","year":"1962","unstructured":"Gallager, R.: Low-density parity-check codes. IRE Trans. Inf. Theory 8(1), 21\u201328 (1962)","journal-title":"IRE Trans. Inf. Theory"},{"issue":"2","key":"608_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S\u00a0.K., Saidi, A., Basu, A., Hestness, J., Hower, D\u00a0.R., Krishna, T., Sardashti, S., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"608_CR23","doi-asserted-by":"crossref","unstructured":"Bienia, C., Kumar, S., Singh, J.P., Li, K.: The parsec benchmark suite: characterization and architectural implications. In: Proceedings of ACM International Conference on Parallel Architectures and Compilation Techniques, pp. 72\u201381, ACM (2008)","DOI":"10.1145\/1454115.1454128"},{"key":"608_CR24","unstructured":"Gruss, D., Spreitzer, R., Mangard, S.: Cache template attacks: automating attacks on inclusive last-level caches. In: USENIX Security Symposium, pp. 897\u2013912 (2015)"},{"key":"608_CR25","doi-asserted-by":"crossref","unstructured":"Ristenpart, T., Tromer, E., Shacham, H., Savage, S.: Hey, you, get off of my cloud: exploring information leakage in third-party compute clouds. In: Proceedings of ACM Conference on Computer and Communications Security, pp. 199\u2013212, ACM (2009)","DOI":"10.1145\/1653662.1653687"},{"key":"608_CR26","doi-asserted-by":"crossref","unstructured":"Yao, F., Venkataramani, G., Doroslovacki, M.: Covert timing channels exploiting non-uniform memory access based architectures. In: Proceedings of ACM Great Lakes Symposium on VLSI, pp. 155\u2013160, ACM (2017)","DOI":"10.1145\/3060403.3060417"},{"key":"608_CR27","doi-asserted-by":"crossref","unstructured":"Aciicmez, O., Seifert, J.-P.: Cheap hardware parallelism implies cheap security. In: Proceedings of IEEE Workshop on Fault Diagnosis and Tolerance in Cryptography, pp. 80\u201391, IEEE (2007)","DOI":"10.1109\/FDTC.2007.16"},{"key":"608_CR28","doi-asserted-by":"crossref","unstructured":"Evtyushkin, D., Ponomarev, D.: Covert channels through random number generator: mechanisms, capacity estimation and mitigations. In: Proceedings of ACM Conference on Computer and Communications Security, pp. 843\u2013857, ACM (2016)","DOI":"10.1145\/2976749.2978374"},{"key":"608_CR29","unstructured":"Wu, Z., Xu, Z., Wang, H.: Whispers in the hyper-space: high-speed covert channel attacks in the cloud. In: USENIX Security Symposium, pp. 159\u2013173 (2012)"},{"key":"608_CR30","doi-asserted-by":"crossref","unstructured":"Alagappan, M., Rajendran, J.J., Doroslovacki, M., Venkataramani, G.: DFS covert channels on multi-core platforms. In: Proceedings of IEEE International Conference on Very Large Scale Integration, IEEE (2017)","DOI":"10.1109\/VLSI-SoC.2017.8203469"},{"key":"608_CR31","doi-asserted-by":"crossref","unstructured":"Acii\u00e7mez, O., Ko\u00e7, C.K., Seifert, J.-P.: On the power of simple branch prediction analysis. In: Proceedings of ACM Symposium on Information, Computer and Communications Security, pp. 312\u2013320, ACM (2007)","DOI":"10.1145\/1229285.1266999"},{"issue":"1","key":"608_CR32","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1145\/2870636","volume":"13","author":"D Evtyushkin","year":"2016","unstructured":"Evtyushkin, D., Ponomarev, D., Abu-Ghazaleh, N.: Understanding and mitigating covert channels through branch predictors. ACM Trans. Archit. Code Optim. 13(1), 10 (2016)","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"608_CR33","doi-asserted-by":"crossref","unstructured":"Jiang, Z.H., Fei, Y., Kaeli, D.: A complete key recovery timing attack on a GPU. In: Proceeding of IEEE International Symposium on High Performance Computer Architecture, pp. 394\u2013405, IEEE (2016)","DOI":"10.1109\/HPCA.2016.7446081"},{"issue":"3","key":"608_CR34","doi-asserted-by":"publisher","first-page":"106","DOI":"10.1145\/2366231.2337172","volume":"40","author":"J Demme","year":"2012","unstructured":"Demme, J., Martin, R., Waksman, A., Sethumadhavan, S.: Side-channel vulnerability factor: a metric for measuring information leakage. ACM SIGARCH Comput. Archit. News 40(3), 106\u2013117 (2012)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"608_CR35","doi-asserted-by":"crossref","unstructured":"Chen, J., Venkataramani, G.: An algorithm for detecting contention-based covert timing channels on shared hardware. In: Proceedings of ACM Workshop on Hardware and Architectural Support for Security and Privacy, ACM (2014)","DOI":"10.1145\/2611765.2611766"},{"key":"608_CR36","doi-asserted-by":"crossref","unstructured":"Chen, J., Venkataramani, G.: Cc-hunter: uncovering covert timing channels on shared processor hardware. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture, pp. 216\u2013228, IEEE Computer Society (2014)","DOI":"10.1109\/MICRO.2014.42"},{"key":"608_CR37","doi-asserted-by":"crossref","unstructured":"Hunger, C., Kazdagli, M., Rawat, A., Dimakis, A., Vishwanath, S., Tiwari, M.: Understanding contention-based channels and using them for defense. In: Proceedings of IEEE International Symposium on High Performance Computer Architecture, pp. 639\u2013650, IEEE (2015)","DOI":"10.1109\/HPCA.2015.7056069"},{"key":"608_CR38","doi-asserted-by":"crossref","unstructured":"Yan, M., Shalabi, Y., Torrellas, J.: ReplayConfusion: detecting cache-based covert channel attacks using record and replay. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture, pp. 1\u201314, IEEE (2016)","DOI":"10.1109\/MICRO.2016.7783742"},{"key":"608_CR39","doi-asserted-by":"crossref","unstructured":"Fang, H., Dayapule, S.S., Yao, F., Doroslova\u010dki, M., Venkataramani, G.: Prefetch-guard: leveraging hardware prefetchers to defend against cache timing channels (short paper). In: Proceedings of IEEE Symposium on Hardware Oriented Security and Trust, IEEE (2018)","DOI":"10.1109\/HST.2018.8383912"},{"key":"608_CR40","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1145\/1543753.1543754","volume":"6","author":"G Venkataramani","year":"2009","unstructured":"Venkataramani, G., Doudalis, I., Solihin, Y., Prvulovic, M.: Memtracker: an accelerator for memory debugging and monitoring. ACM Trans. Archit. Code Optim. 6, 5 (2009)","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"608_CR41","doi-asserted-by":"crossref","unstructured":"Shen, J., Venkataramani, G., Prvulovic, M.: Tradeoffs in fine-grained heap memory protection. In: Proceedings of ACM Workshop on Architectural and System Support for Improving Software Dependability, ACM (2006)","DOI":"10.1145\/1181309.1181317"},{"key":"608_CR42","doi-asserted-by":"crossref","unstructured":"Ferraiuolo, A., Wang, Y., Zhang, D., Myers, A.C., Suh, G.E.: Lattice priority scheduling: low-overhead timing-channel protection for a shared memory controller. In: Proceedings of IEEE International Symposium on High Performance Computer Architecture, pp. 382\u2013393, IEEE (2016)","DOI":"10.1109\/HPCA.2016.7446080"},{"key":"608_CR43","doi-asserted-by":"crossref","unstructured":"Zhou, Y., Wagh, S., Mittal, P., Wentzlaff, D.: Camouflage: memory traffic shaping to mitigate timing attacks. In: Proceedings of International Symposium on High Performance Computer Architecture, pp. 337\u2013348, IEEE (2017)","DOI":"10.1109\/HPCA.2017.36"},{"key":"608_CR44","doi-asserted-by":"crossref","unstructured":"Awad, A., Wang, Y., Shands, D., Solihin, Y.: Obfusmem: a low-overhead access obfuscation for trusted memories. In: Proceedings of ACM International Symposium on Computer Architecture, pp. 107\u2013119, ACM (2017)","DOI":"10.1145\/3140659.3080230"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-018-0608-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-018-0608-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-018-0608-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,6]],"date-time":"2022-09-06T15:55:42Z","timestamp":1662479742000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-018-0608-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,20]]},"references-count":44,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,8]]}},"alternative-id":["608"],"URL":"https:\/\/doi.org\/10.1007\/s10766-018-0608-4","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11,20]]},"assertion":[{"value":"11 February 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 October 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 November 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}