{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T02:07:24Z","timestamp":1775268444508,"version":"3.50.1"},"reference-count":61,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2018,11,13]],"date-time":"2018-11-13T00:00:00Z","timestamp":1542067200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"US National Science Foundation","award":["CCF-1149557"],"award-info":[{"award-number":["CCF-1149557"]}]},{"name":"US National Science Foundation","award":["CNS-1618786"],"award-info":[{"award-number":["CNS-1618786"]}]},{"name":"Semiconductor Research Corp.","award":["contract 2016-TS-2684"],"award-info":[{"award-number":["contract 2016-TS-2684"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1007\/s10766-018-0609-3","type":"journal-article","created":{"date-parts":[[2018,11,13]],"date-time":"2018-11-13T03:18:53Z","timestamp":1542079133000},"page":"571-594","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["PrODACT: Prefetch-Obfuscator to Defend Against Cache Timing Channels"],"prefix":"10.1007","volume":"47","author":[{"given":"Hongyu","family":"Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sai Santosh","family":"Dayapule","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milo\u0161","family":"Doroslova\u010dki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guru","family":"Venkataramani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,11,13]]},"reference":[{"key":"609_CR1","doi-asserted-by":"crossref","unstructured":"Alagappan, M., Rajendran, J.J.V., Doroslova\u010dki, M., Venkataramani, G.: DFS covert channels on multi-core platforms. In: 25th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) (2017)","DOI":"10.1109\/VLSI-SoC.2017.8203469"},{"key":"609_CR2","unstructured":"Anati, I., Gueron, S., Johnson, S., Scarlata, V.: Innovative technology for CPU based attestation and sealing. In: Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy, vol. 13 (2013)"},{"key":"609_CR3","doi-asserted-by":"crossref","unstructured":"Andreou, A., Bogdanov, A., Tischhauser, E.: Cache timing attacks on recent microarchitectures. In: IEEE International Symposium on Hardware Oriented Security and Trust (2017)","DOI":"10.1109\/HST.2017.7951819"},{"key":"609_CR4","unstructured":"Andreou, A., Bogdanov, A., Tischhauser, E.: Cache timing attacks on recent microarchitectures. In: Hardware Oriented Security and Trust (HOST), 2017 IEEE International Symposium on. IEEE (2017)"},{"key":"609_CR5","doi-asserted-by":"crossref","unstructured":"Bao, C., Srivastava, A.: 3D integration: new opportunities in defense against cache-timing side-channel attacks. In: IEEE International Conference on Computer Design (2015)","DOI":"10.1109\/ICCD.2015.7357114"},{"key":"609_CR6","doi-asserted-by":"crossref","unstructured":"Benger, N., Van\u00a0de Pol, J., Smart, N.P., Yarom, Y.: ooh aah... just a little bit: a small amount of side channel can go a long way. In: International Workshop on Cryptographic Hardware and Embedded Systems. Springer, Berlin (2014)","DOI":"10.1007\/978-3-662-44709-3_5"},{"key":"609_CR7","doi-asserted-by":"crossref","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., et\u00a0al.: The gem5 simulator. ACM SIGARCH Computer Architecture News (2011)","DOI":"10.1145\/2024716.2024718"},{"key":"609_CR8","doi-asserted-by":"crossref","unstructured":"Bucci, M., Giancane, L., Luzzi, R., Trifiletti, A.: Three-phase dual-rail pre-charge logic. In: International Workshop on Cryptographic Hardware and Embedded Systems. Springer, Berlin (2006)","DOI":"10.1007\/11894063_19"},{"key":"609_CR9","doi-asserted-by":"crossref","unstructured":"Chakraborty, A., Mondal, A., Srivastava, A.: Correlation power analysis attack against STT-MRAM based cyptosystems. IACR Cryptology ePrint Archive 2017, 413 (2017)","DOI":"10.1109\/HST.2017.7951835"},{"key":"609_CR10","doi-asserted-by":"crossref","unstructured":"Chen, J., Venkataramani, G.: An algorithm for detecting contention-based covert timing channels on shared hardware. In: Proceedings of the Third Workshop on Hardware and Architectural Support for Security and Privacy, p. 1. ACM (2014)","DOI":"10.1145\/2611765.2611766"},{"key":"609_CR11","doi-asserted-by":"crossref","unstructured":"Chen, J., Venkataramani, G.: Cc-hunter: Uncovering covert timing channels on shared processor hardware. In: IEEE\/ACM International Symposium on Microarchitecture (2014)","DOI":"10.1109\/MICRO.2014.42"},{"key":"609_CR12","doi-asserted-by":"publisher","first-page":"1162","DOI":"10.1016\/j.asoc.2016.09.014","volume":"49","author":"M Chiappetta","year":"2016","unstructured":"Chiappetta, M., Savas, E., Yilmaz, C.: Real time detection of cache-based side-channel attacks using hardware performance counters. Appl. Soft Comput. 49, 1162\u20131174 (2016)","journal-title":"Appl. Soft Comput."},{"key":"609_CR13","unstructured":"Chrysos, G.: Intel\u00ae Xeon Phi coprocessor-the architecture. Intel Whitepaper, 176 (2014)"},{"key":"609_CR14","doi-asserted-by":"crossref","unstructured":"Clavier, C., Marion, D., Wurcker, A.: Simple power analysis on AES key expansion revisited. In: International Workshop on Cryptographic Hardware and Embedded Systems. Springer, Berlin (2014)","DOI":"10.1007\/978-3-662-44709-3_16"},{"key":"609_CR15","unstructured":"Cowan, C., Beattie, S., Johansen, J., Wagle, P.: Pointguard TM: protecting pointers from buffer overflow vulnerabilities. In: Proceedings of the 12th Conference on USENIX Security Symposium, vol. 12, pp. 91\u2013104 (2003)"},{"key":"609_CR16","doi-asserted-by":"crossref","unstructured":"Cowan, C., Wagle, F., Pu, C., Beattie, S., Walpole, J.: Buffer overflows: attacks and defenses for the vulnerability of the decade. In: DARPA Information Survivability Conference and Exposition, 2000. DISCEX\u201900. Proceedings, vol. 2, pp. 119\u2013129. IEEE (2000)","DOI":"10.1109\/DISCEX.2000.821514"},{"key":"609_CR17","unstructured":"Department of Defense Standard. Trusted Computer System Evaluation Criteria. US Department of Defense (1983)"},{"key":"609_CR18","volume-title":"Pattern Classification","author":"RO Duda","year":"1973","unstructured":"Duda, R.O., Hart, P.E., Stork, D.G.: Pattern Classification. Wiley, New York (1973)"},{"key":"609_CR19","doi-asserted-by":"crossref","unstructured":"Evtyushkin, D., Ponomarev, D.: Covert channels through random number generator: mechanisms, capacity estimation and mitigations. In: Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security. ACM (2016)","DOI":"10.1145\/2976749.2978374"},{"key":"609_CR20","doi-asserted-by":"crossref","unstructured":"Fuchs, A., Lee, R.B.: Disruptive prefetching: impact on side-channel attacks and cache designs. In: ACM International Systems and Storage Conference (2015)","DOI":"10.1145\/2757667.2757672"},{"key":"609_CR21","doi-asserted-by":"crossref","unstructured":"G\u00fcneysu, T., Moradi, A.: Generic side-channel countermeasures for reconfigurable devices. In: International Workshop on Cryptographic Hardware and Embedded Systems. Springer, Berlin (2011)","DOI":"10.1007\/978-3-642-23951-9_3"},{"issue":"4","key":"609_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning, J.L.: SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Archit. News 34(4), 1\u201317 (2006)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"609_CR23","doi-asserted-by":"crossref","unstructured":"Fang, H., Dayapule, S.S., Yao, F., Doroslovacki, M., Venkataramani, G.: Prefetch-guard: leveraging hardware prefetchers to defend against cache timing channels. In: Hardware-Oriented Security and Trust, 2009. HOST\u201909. IEEE International Workshop on. IEEE (2018)","DOI":"10.1109\/HST.2018.8383912"},{"key":"609_CR24","doi-asserted-by":"crossref","unstructured":"Hunger, C., Kazdagli, M., Rawat, A., Dimakis, A., Vishwanath, S., Tiwari, M.: Understanding contention-based channels and using them for defense. In: IEEE International Symposium on High Performance Computer Architecture (2015)","DOI":"10.1109\/HPCA.2015.7056069"},{"key":"609_CR25","doi-asserted-by":"crossref","unstructured":"Irazoqui, G., Eisenbarth, T., Sunar, B.: Cross processor cache attacks. In: ACM on Asia Conference on Computer and Communications Security (2016)","DOI":"10.1145\/2897845.2897867"},{"key":"609_CR26","unstructured":"Jaleel, A.: Memory characterization of workloads using instrumentation-driven simulation. Web Copy: http:\/\/www.glue.umd.edu\/ajaleel\/workload (2010)"},{"key":"609_CR27","doi-asserted-by":"crossref","unstructured":"Jiang, Z.H., Fei, Y., Kaeli, D.: A novel side-channel timing attack on GPUs. In: Proceedings of the on Great Lakes Symposium on VLSI 2017, pp. 167\u2013172. ACM (2017)","DOI":"10.1145\/3060403.3060462"},{"key":"609_CR28","doi-asserted-by":"crossref","unstructured":"Kayaalp, M., Ponomarev, D., Abu-Ghazaleh, N., Jaleel, A.: A high-resolution side-channel attack on last-level cache. In: ACM\/EDAC\/IEEE Design Automation Conference (2016)","DOI":"10.1145\/2897937.2897962"},{"key":"609_CR29","doi-asserted-by":"crossref","unstructured":"Kayaalp, M., Khasawneh, K.N., Esfeden, H.A., Elwell, J., Abu-Ghazaleh, N., Ponomarev, D., Jaleel, A.: RIC: relaxed inclusion caches for mitigating LLC side-channel attacks. In: ACM Design Automation Conference (2017)","DOI":"10.1145\/3061639.3062313"},{"key":"609_CR30","doi-asserted-by":"crossref","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential power analysis. In: Wiener, M. (ed.) Advances in Cryptology \u2013 CRYPTO\u2019 99. CRYPTO 1999. Lecture Notes in Computer Science, vol 1666. Springer, Berlin, Heidelberg (1999)","DOI":"10.1007\/3-540-48405-1_25"},{"key":"609_CR31","doi-asserted-by":"crossref","unstructured":"Liu, F., Ge, Q., Yarom, Y., Mckeen, F., Rozas, C., Heiser, G., Lee, R.B.: Catalyst: defeating last-level cache side channel attacks in cloud computing. In: IEEE International Symposium on High Performance Computer Architecture (2016)","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"609_CR32","doi-asserted-by":"crossref","unstructured":"Liu, F., Lee, R.B.: Random fill cache architecture. In: IEEE\/ACM International Symposium on Microarchitecture. IEEE (2014)","DOI":"10.1109\/MICRO.2014.28"},{"key":"609_CR33","doi-asserted-by":"crossref","unstructured":"Liu, F., Yarom, Y., Ge, Q., Heiser, G., Lee, R.B.: Last-level cache side-channel attacks are practical. In: Symposium on Security and Privacy (2015)","DOI":"10.1109\/SP.2015.43"},{"key":"609_CR34","doi-asserted-by":"crossref","unstructured":"Maurice, C., Weber, M., Schwarz, M., Giner, L., Gruss, D., Boano, C.A., Mangard, S., R\u00f6mer, K.: Hello from the other side: SSH over robust cache covert channels in the cloud. In: Network and Distributed System Security Symposium (2017)","DOI":"10.14722\/ndss.2017.23294"},{"key":"609_CR35","doi-asserted-by":"crossref","unstructured":"Nazari, A., Sehatbakhsh, N., Alam, M., Zajic, A., Prvulovic, M.: Eddie: Em-based detection of deviations in program execution. In: Proceedings of the 44th Annual International Symposium on Computer Architecture. ACM (2017)","DOI":"10.1145\/3079856.3080223"},{"issue":"1","key":"609_CR36","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/MM.2005.6","volume":"25","author":"KJ Nesbit","year":"2005","unstructured":"Nesbit, K.J., Smith, J.E.: Data cache prefetching using a global history buffer. IEEE Micro 25(1), 90\u201397 (2005)","journal-title":"IEEE Micro"},{"key":"609_CR37","doi-asserted-by":"crossref","unstructured":"Osvik, D.A., Shamir, A., Tromer, E.: Cache attacks and countermeasures: the case of AES. In: Cryptographers Track at the RSA Conference. Springer, Berlin (2006)","DOI":"10.1007\/11605805_1"},{"key":"609_CR38","unstructured":"Page, D.: Partitioned cache architecture as a side-channel defence mechanism. IACR Cryptology ePrint archive (2005)"},{"key":"609_CR39","doi-asserted-by":"crossref","unstructured":"Payer, M.: HexPADS: a platform to detect \u201cstealth\u201d attacks. In: International Symposium on Engineering Secure Software and Systems (2016)","DOI":"10.1007\/978-3-319-30806-7_9"},{"key":"609_CR40","unstructured":"Percival, C.: Cache missing for fun and profit. In: Proc. of BSDCan 2005 (2005)"},{"key":"609_CR41","doi-asserted-by":"crossref","unstructured":"Ristenpart, T., Tromer, E., Shacham, H., Savage, S.: Hey, you, get off of my cloud: exploring information leakage in third-party compute clouds. In: Conference on Computer and Communications Security (2009)","DOI":"10.1145\/1653662.1653687"},{"key":"609_CR42","doi-asserted-by":"crossref","unstructured":"Shamir, A.: Protecting smart cards from passive power analysis with detached power supplies. In: International Workshop on Cryptographic Hardware and Embedded Systems. Springer, Berlin (2000)","DOI":"10.1007\/3-540-44499-8_5"},{"key":"609_CR43","doi-asserted-by":"crossref","unstructured":"Shen, J., Venkataramani, G., Prvulovic, M.: Tradeoffs in fine-grained heap memory protection. In: Proceedings of the 1st Workshop on Architectural and System Support for Improving Software Dependability. ACM (2006)","DOI":"10.1145\/1181309.1181317"},{"key":"609_CR44","unstructured":"Singh, A., Kar, M., Rajan, A., De, V., Mukhopadhyay, S.: Integrated all-digital low-dropout regulator as a countermeasure to power attack in encryption engines. In: Hardware Oriented Security and Trust (HOST), 2016 IEEE International Symposium on. IEEE (2016)"},{"key":"609_CR45","unstructured":"Tiri, K., Akmal, M., Verbauwhede, I.: A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards. In: Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28th European. IEEE (2002)"},{"key":"609_CR46","unstructured":"US Department of Defense. Trusted computer system evaluation criteria. Department of Defense Standards (1983)"},{"issue":"2","key":"609_CR47","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1145\/1543753.1543754","volume":"6","author":"G Venkataramani","year":"2009","unstructured":"Venkataramani, G., Doudalis, I., Solihin, Y., Prvulovic, M.: MemTracker: an accelerator for memory debugging and monitoring. ACM Trans. Archit. Code Optim. 6(2), 5 (2009)","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"609_CR48","volume-title":"Low-Cost and Efficient Architectural Support for Correctness and Performance Debugging","author":"GPV Venkataramani","year":"2009","unstructured":"Venkataramani, G.P.V.: Low-Cost and Efficient Architectural Support for Correctness and Performance Debugging. Georgia Institute of Technology, Georgia (2009)"},{"key":"609_CR49","doi-asserted-by":"crossref","unstructured":"Wang, Y., Ferraiuolo, A., Zhang, D., Myers, A.C., Suh, G.E.: SecDCP: secure dynamic cache partitioning for efficient timing channel protection. In: IEEE Design Automation Conference (2016)","DOI":"10.1145\/2897937.2898086"},{"key":"609_CR50","doi-asserted-by":"crossref","unstructured":"Wang, Z., Lee, R.B.: Covert and side channels due to processor architecture. In: Annual Computer Security Applications Conference (2006)","DOI":"10.1109\/ACSAC.2006.20"},{"key":"609_CR51","doi-asserted-by":"crossref","unstructured":"Wang, Z., Lee, R.B.: New cache designs for thwarting software cache-based side channel attacks. In: ACM SIGARCH Computer Architecture News. ACM (2007)","DOI":"10.1145\/1250662.1250723"},{"key":"609_CR52","unstructured":"Wu, Z., Xu, Z., Wang, H.: Whispers in the hyper-space: high-speed covert channel attacks in the cloud. In: USENIX Security Symposium (2012)"},{"key":"609_CR53","doi-asserted-by":"crossref","unstructured":"Xu, Y., Bailey, M., Jahanian, F., Joshi, K., Hiltunen, M., Schlichting, R.: An exploration of L2 cache covert channels in virtualized environments. In: ACM Workshop on Cloud Computing Security Workshop (2011)","DOI":"10.1145\/2046660.2046670"},{"key":"609_CR54","doi-asserted-by":"crossref","unstructured":"Yan, M., Gopireddy, B., Shull, T., Torrellas, J.: Secure hierarchy-aware cache replacement policy (SHARP): defending against cache-based side channel attacks. In: IEEE International Symposium on Computer Architecture (2017)","DOI":"10.1145\/3079856.3080222"},{"key":"609_CR55","doi-asserted-by":"crossref","unstructured":"Yan, M., Shalabi, Y., Torrellas, J.: ReplayConfusion: detecting cache-based covert channel attacks using record and replay. In: IEEE International Symposium on Microarchitecture (2016)","DOI":"10.1109\/MICRO.2016.7783742"},{"key":"609_CR56","doi-asserted-by":"crossref","unstructured":"Yao, F., Doroslova\u010dki, M., Venkataramani, G.: Are coherence protocol states vulnerable to information leakage? In: 24th IEEE International Symposium on High-Performance Computer Architecture (2018)","DOI":"10.1109\/HPCA.2018.00024"},{"key":"609_CR57","doi-asserted-by":"crossref","unstructured":"Yao, F., Venkataramani, G., Doroslova\u010dki, M.: Covert timing channels exploiting non-uniform memory access based architectures. In: Proceedings of the on Great Lakes Symposium on VLSI 2017. ACM (2017)","DOI":"10.1145\/3060403.3060417"},{"key":"609_CR58","unstructured":"Yarom, Y., Benger, N.: Recovering OpenSSL ECDSA nonces using the flush+reload cache side-channel attack. IACR Cryptology ePrint Archive (2014)"},{"key":"609_CR59","unstructured":"Yarom, Y., Falkner, K.: Flush+reload: a high resolution, low noise, L3 cache side-channel attack. In: USENIX Security Symposium (2014)"},{"key":"609_CR60","doi-asserted-by":"crossref","unstructured":"Yilmaz, B., Callan, R., Prvulovic, M., Zajic, A.: Quantifying information leakage in a processor caused by the execution of instructions. In: MILCOM 2017\u20132017 IEEE Military Communications Conference, pp. 255\u2013260 (2017)","DOI":"10.1109\/MILCOM.2017.8170812"},{"key":"609_CR61","doi-asserted-by":"crossref","unstructured":"Zhang, X., Xiao, Y., Zhang, Y.: Return-oriented flush-reload side channels on arm and their implications for android devices. In: Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security. ACM (2016)","DOI":"10.1145\/2976749.2978360"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-018-0609-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-018-0609-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-018-0609-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T01:34:40Z","timestamp":1775266480000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-018-0609-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,13]]},"references-count":61,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,8]]}},"alternative-id":["609"],"URL":"https:\/\/doi.org\/10.1007\/s10766-018-0609-3","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11,13]]},"assertion":[{"value":"14 February 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 October 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 November 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}