{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:39Z","timestamp":1772725599649,"version":"3.50.1"},"reference-count":80,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2018,11,9]],"date-time":"2018-11-09T00:00:00Z","timestamp":1541721600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2018,11,9]],"date-time":"2018-11-09T00:00:00Z","timestamp":1541721600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1618837"],"award-info":[{"award-number":["CNS-1618837"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1007\/s10766-018-0611-9","type":"journal-article","created":{"date-parts":[[2018,11,9]],"date-time":"2018-11-09T15:54:41Z","timestamp":1541778881000},"page":"538-570","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":45,"title":["MemJam: A False Dependency Attack Against Constant-Time Crypto Implementations"],"prefix":"10.1007","volume":"47","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3123-5916","authenticated-orcid":false,"given":"Ahmad","family":"Moghimi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"Wichelmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Eisenbarth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Berk","family":"Sunar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,11,9]]},"reference":[{"key":"611_CR1","doi-asserted-by":"crossref","unstructured":"Ac\u0131i\u00e7mez, O., Brumley, B.B., Grabher, P.: New results on instruction cache attacks. In: International Workshop on Cryptographic Hardware and Embedded Systems. Springer (2010)","DOI":"10.1007\/978-3-642-15031-9_8"},{"key":"611_CR2","doi-asserted-by":"crossref","unstructured":"Ac\u0131i\u00e7mez, O., Gueron, S., Seifert, J.P.: New Branch Prediction Vulnerabilities in OpenSSL and Necessary Software Countermeasures. In: Galbraith, S.D. (eds.) Cryptography and Coding. Cryptography and Coding 2007. Lecture Notes in Computer Science, vol. 4887, pp. 185\u2013203. Springer, Berlin, Heidelberg (2007)","DOI":"10.1007\/978-3-540-77272-9_12"},{"key":"611_CR3","doi-asserted-by":"crossref","unstructured":"Ac\u0131i\u00e7mez, O., Ko\u00e7, \u00c7.K., Seifert, J.P.: Predicting secret keys via branch prediction. In: Cryptographers Track at the RSA Conference. Springer (2007)","DOI":"10.1007\/11967668_15"},{"key":"611_CR4","unstructured":"Aciicmez, O., Seifert, J.P.: Cheap hardware parallelism implies cheap security. In: FDTC 2007. Workshop on Fault Diagnosis and Tolerance in Cryptography, 2007. IEEE (2007)"},{"key":"611_CR5","unstructured":"Agner: The microarchitecture of Intel, AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers. \n                    http:\/\/www.agner.org\/optimize\/microarchitecture.pdf"},{"key":"611_CR6","doi-asserted-by":"crossref","unstructured":"Allan, T., Brumley, B.B., Falkner, K., van\u00a0de Pol, J., Yarom, Y.: Amplifying side channels through performance degradation. In: Annual Computer Security Applications Conference (ACSAC) (2016)","DOI":"10.1145\/2991079.2991084"},{"key":"611_CR7","unstructured":"Almeida, J.B., Barbosa, M., Barthe, G., Dupressoir, F., Emmi, M.: Verifying constant-time implementations. In: USENIX Security Symposium, pp. 53\u201370 (2016)"},{"key":"611_CR8","doi-asserted-by":"crossref","unstructured":"Andrysco, M., Kohlbrenner, D., Mowery, K., Jhala, R., Lerner, S., Shacham, H.: On subnormal floating point and abnormal timing. In: 2015 IEEE Symposium on Security and Privacy (SP). IEEE (2015)","DOI":"10.1109\/SP.2015.44"},{"key":"611_CR9","doi-asserted-by":"crossref","unstructured":"Aweke, Z.B., Austin, T.: Ozone: efficient execution with zero timing leakage for modern microarchitectures. Preprint. \n                    arXiv:1703.07706\n                    \n                   (2017)","DOI":"10.1109\/HST.2017.7951817"},{"key":"611_CR10","unstructured":"BearSSL: BearSSL constant-time crypto. \n                    https:\/\/www.bearssl.org\/constanttime.html"},{"key":"611_CR11","doi-asserted-by":"crossref","unstructured":"Benger, N., Van De\u00a0Pol, J., Smart, N.P., Yarom, Y.: Ooh Aah... just a little bit: a small amount of side channel can go a long way. In: International Workshop on Cryptographic Hardware and Embedded Systems. Springer (2014)","DOI":"10.1007\/978-3-662-44709-3_5"},{"key":"611_CR12","doi-asserted-by":"crossref","unstructured":"Bhargavan, K., Leurent, G.: On the practical (in-) security of 64-bit block ciphers: collision attacks on HTTP over TLS and OpenVPN. In: Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security, pp. 456\u2013467. ACM (2016)","DOI":"10.1145\/2976749.2978423"},{"key":"611_CR13","doi-asserted-by":"crossref","unstructured":"Bonneau, J., Mironov, I.: Cache-collision timing attacks against AES. In: International Workshop on Cryptographic Hardware and Embedded Systems. Springer (2006)","DOI":"10.1007\/11894063_16"},{"key":"611_CR14","unstructured":"Brasser, F., M\u00fcller, U., Dmitrienko, A., Kostiainen, K., Capkun, S., Sadeghi, A.R.: Software grand exposure: SGX cache attacks are practical. In: 11th USENIX Workshop on Offensive Technologies (WOOT 17). USENIX Association, Vancouver (2017). \n                    https:\/\/www.usenix.org\/conference\/woot17\/workshop-program\/presentation\/brasser"},{"key":"611_CR15","unstructured":"Brickell, E., Graunke, G., Neve, M., Seifert, J.P.: Software mitigations to hedge AES against cache-based software side channel vulnerabilities. In: IACR Cryptology ePrint Archive (2006)"},{"key":"611_CR16","unstructured":"Brickell, E., Graunke, G., Seifert, J.P.: Mitigating cache\/timing based side-channels in AES and RSA software implementations. In: RSA Conference 2006 Session DEV-203 (2006)"},{"key":"611_CR17","doi-asserted-by":"crossref","unstructured":"Briongos, S., Irazoqui, G., Malag\u00f3n, P., Eisenbarth, T.: CacheShield: protecting legacy processes against cache attacks. Preprint. \n                    arXiv:1709.01795\n                    \n                   (2017)","DOI":"10.1145\/3176258.3176320"},{"issue":"5","key":"611_CR18","doi-asserted-by":"publisher","first-page":"701","DOI":"10.1016\/j.comnet.2005.01.010","volume":"48","author":"D Brumley","year":"2005","unstructured":"Brumley, D., Boneh, D.: Remote timing attacks are practical. Comput. Netw. 48(5), 701\u2013716 (2005)","journal-title":"Comput. Netw."},{"key":"611_CR19","unstructured":"Carluccio, D.: Electromagnetic side channel analysis for embedded crypto devices. Master\u2019s Thesis, Ruhr Universit\u00e4t Bochum (2005)"},{"key":"611_CR20","doi-asserted-by":"crossref","unstructured":"Chen, S., Zhang, X., Reiter, M.K., Zhang, Y.: Detecting privileged side-channel attacks in shielded execution with D\u00e9j\u00e1 Vu. In: Proceedings of the 2017 ACM on Asia Conference on Computer and Communications Security. ACM (2017)","DOI":"10.1145\/3052973.3053007"},{"key":"611_CR21","unstructured":"Costan, V., Lebedev, I.A., Devadas, S.: Sanctum: minimal hardware extensions for strong software isolation. In: USENIX Security Symposium (2016)"},{"key":"611_CR22","volume-title":"The Design of Rijndael: AES\u2014The Advanced Encryption Standard","author":"J Daemen","year":"2013","unstructured":"Daemen, J., Rijmen, V.: The Design of Rijndael: AES\u2014The Advanced Encryption Standard. Springer, Berlin (2013)"},{"key":"611_CR23","unstructured":"Dierks, T., Rescorla, E.: The transport layer security (TLS) protocol version 1.2. RFC 5246 (2008). \n                    https:\/\/www.ietf.org\/rfc\/rfc5246.txt"},{"key":"611_CR24","unstructured":"Diffie, W., Ledin, G.: SMS4 encryption algorithm for wireless networks. IACR Cryptology ePrint Archive (2008)"},{"key":"611_CR25","doi-asserted-by":"crossref","unstructured":"Doychev, G., K\u00f6pf, B.: Rigorous analysis of software countermeasures against cache attacks. In: Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation (2017)","DOI":"10.1145\/3062341.3062388"},{"key":"611_CR26","unstructured":"EMVCo: EMVCo overview. \n                    https:\/\/www.emvco.com\/about\/overview\/"},{"key":"611_CR27","unstructured":"EMVCo: Integrated Circuit Card Specifications for Payment Systems\u2014Book 2: Security and Key Management, Version 4.3 (2011)"},{"key":"611_CR28","doi-asserted-by":"crossref","unstructured":"Ge, Q., Yarom, Y., Cock, D., Heiser, G.: A Survey of microarchitectural timing attacks and countermeasures on contemporary hardware. IACR Cryptology ePrint Archive 2016\/613 (2016)","DOI":"10.1007\/s13389-016-0141-6"},{"key":"611_CR29","unstructured":"Ge, Q., Yarom, Y., Li, F., Heiser, G.: Contemporary processors are leaky\u2013and there is nothing you can do about it. The Computing Research Repository (2016)"},{"key":"611_CR30","doi-asserted-by":"crossref","unstructured":"Glowacz, C., Grosso, V., Poussier, R., Schueth, J., Standaert, F.X.: Simpler and more efficient rank estimation for side-channel security assessment. In: International Workshop on Fast Software Encryption, pp. 117\u2013129. Springer (2015)","DOI":"10.1007\/978-3-662-48116-5_6"},{"key":"611_CR31","doi-asserted-by":"crossref","unstructured":"Gruss, D., Maurice, C., Wagner, K., Mangard, S.: Flush$$+$$Flush: A Fast and Stealthy Cache Attack. In: Caballero, J., Zurutuza, U., Rodr\u00edguez, R. (eds.) Detection of Intrusions and Malware, and Vulnerability Assessment. DIMVA 2016. Lecture Notes in Computer Science, vol. 9721, pp. 279\u2013299. Springer, Cham (2016)","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"611_CR32","unstructured":"Gueron, S., Krasnov, V.: SM4 acceleration processors, methods, systems, and instructions. US Patent 9,513,913 (2016). \n                    https:\/\/www.google.com\/patents\/US9513913"},{"key":"611_CR33","doi-asserted-by":"crossref","unstructured":"Gullasch, D., Bangerter, E., Krenn, S.: Cache games-bringing access-based cache attacks on AES to practice. In: 2011 IEEE Symposium on Security and Privacy (SP). IEEE (2011)","DOI":"10.1109\/SP.2011.22"},{"key":"611_CR34","doi-asserted-by":"crossref","unstructured":"Hankerson, D., L\u00f3pez Hernandez, J., Menezes, A.: Software Implementation of Elliptic Curve Cryptography over Binary Fields. In: Ko\u00e7, \u00c7.K., Paar, C. (eds.) Cryptographic Hardware and Embedded Systems \u2013 CHES 2000. CHES 2000. Lecture Notes in Computer Science, vol. 1965, pp. 1\u201324 . Springer, Berlin, Heidelberg (2000)","DOI":"10.1007\/3-540-44499-8_1"},{"key":"611_CR35","unstructured":"Inci, M.S., G\u00fclmezoglu, B., Apecechea, G.I., Eisenbarth, T., Sunar, B.: Seriously, get off my cloud! cross-VM RSA Key Recovery in a Public Cloud. IACR Cryptology ePrint Archive (2015)"},{"key":"611_CR36","doi-asserted-by":"crossref","unstructured":"Inci, M.S., Gulmezoglu, B., Irazoqui, G., Eisenbarth, T., Sunar, B.: Cache attacks enable bulk key recovery on the cloud. In: International Conference on Cryptographic Hardware and Embedded Systems. Springer (2016)","DOI":"10.1007\/978-3-662-53140-2_18"},{"key":"611_CR37","unstructured":"Intel IPP linkage models-quick reference guide. \n                    https:\/\/intel.ly\/2tGjLCw"},{"key":"611_CR38","unstructured":"Intel: intel(R) software guard extensions for Linux* OS. \n                    https:\/\/github.com\/01org\/linux-sgx"},{"key":"611_CR39","unstructured":"Intel: Intel 64 and IA-32 architectures optimization reference manual. \n                    https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-optimization-manual.html"},{"key":"611_CR40","unstructured":"Intel: Intel 64 and IA-32 architectures software developer manuals. \n                    https:\/\/software.intel.com\/en-us\/articles\/intel-sdm"},{"key":"611_CR41","unstructured":"Intel: Pin, dynamic binary instrumentation tool. \n                    https:\/\/software.intel.com\/en-us\/articles\/pin-a-dynamic-binary-instrumentation-tool"},{"key":"611_CR42","unstructured":"Symmetric cryptography primitive functions. \n                    https:\/\/software.intel.com\/en-us\/ipp-crypto-reference-symmetric-cryptography-primitive-functions"},{"key":"611_CR43","unstructured":"Understanding CPU dispatching in the intel IPP libraries. \n                    https:\/\/intel.ly\/2MxXkWY"},{"key":"611_CR44","unstructured":"Irazoqui, G., Cong, K., Guo, X., Khattri, H., Kanuparthi, A., Eisenbarth, T., Sunar, B.: Did we learn from LLC side channel attacks? a cache leakage detection tool for crypto libraries. Preprint. \n                    arXiv:1709.01552\n                    \n                   (2017)"},{"key":"611_CR45","doi-asserted-by":"crossref","unstructured":"Irazoqui, G., Eisenbarth, T., Sunar, B.: S\\$A: a shared cache attack that works across cores and defies VM sandboxing\u2014and its application to AES. In: 2015 IEEE Symposium on Security and Privacy (SP) (2015)","DOI":"10.1109\/SP.2015.42"},{"key":"611_CR46","unstructured":"Irazoqui, G., Eisenbarth, T., Sunar, B.: MASCAT: stopping microarchitectural attacks before execution. IACR Cryptology ePrint Archive (2016)"},{"key":"611_CR47","doi-asserted-by":"crossref","unstructured":"Kayaalp, M., Khasawneh, K.N., Esfeden, H.A., Elwell, J., Abu-Ghazaleh, N., Ponomarev, D., Jaleel, A.: RIC: relaxed inclusion caches for mitigating LLC side-channel attacks. In: Proceedings of the 54th Annual Design Automation Conference 2017. ACM (2017)","DOI":"10.1145\/3061639.3062313"},{"issue":"10","key":"611_CR48","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1016\/0898-1221(95)00153-P","volume":"30","author":"CK Ko\u00e7","year":"1995","unstructured":"Ko\u00e7, C.K.: Analysis of sliding window techniques for exponentiation. Comput. Math. Appl. 30(10), 17\u201324 (1995)","journal-title":"Comput. Math. Appl."},{"issue":"1","key":"611_CR49","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/s13389-011-0006-y","volume":"1","author":"P Kocher","year":"2011","unstructured":"Kocher, P., Jaffe, J., Jun, B., Rohatgi, P.: Introduction to differential power analysis. J. Cryptogr. Eng. 1(1), 5\u201327 (2011)","journal-title":"J. Cryptogr. Eng."},{"key":"611_CR50","unstructured":"Lee, S., Shih, M.W., Gera, P., Kim, T., Kim, H., Peinado, M.: Inferring fine-grained control flow inside SGX enclaves with branch shadowing. Preprint. \n                    arXiv:1611.06952\n                    \n                   (2016)"},{"key":"611_CR51","doi-asserted-by":"crossref","unstructured":"Liu, F., Ge, Q., Yarom, Y., Mckeen, F., Rozas, C., Heiser, G., Lee, R.B.: Catalyst: defeating last-level cache side channel attacks in cloud computing. In: 2016 IEEE Symposium on High Performance Computer Architecture (HPCA) (2016)","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"611_CR52","unstructured":"Marr, D., Binns, F., Hill, D., Hinton, G., Koufaty, D., et\u00a0al.: Hyper-threading technology in the netburst\u00ae microarchitecture. 14th Hot Chips (2002)"},{"key":"611_CR53","unstructured":"Moghimi, A., Eisenbarth, T., Sunar, B.: MemJam: a false dependency attack against constant-time crypto implementations. In: CT-RSA 2018. Springer (2018). \n                    arXiv:1711.08002"},{"key":"611_CR54","doi-asserted-by":"crossref","unstructured":"Moghimi, A., Irazoqui, G., Eisenbarth, T.: Cachezoom: how SGX amplifies the power of cache attacks. Preprint. \n                    arXiv:1703.06986\n                    \n                   (2017)","DOI":"10.1007\/978-3-319-66787-4_4"},{"key":"611_CR55","unstructured":"National Institute of Standards and Technology: Federal Information Processing Standards (FIPS) Publication 46-3\u2014Data Encryption Standard (DES) (1999). \n                    https:\/\/csrc.nist.gov\/csrc\/media\/publications\/fips\/46\/3\/archive\/1999-10-25\/documents\/fips46-3.pdf"},{"key":"611_CR56","unstructured":"National Institute of Standards and Technology: Update to current use and deprecation of TDEA (2017). \n                    https:\/\/csrc.nist.gov\/News\/2017\/Update-to-Current-Use-and-Deprecation-of-TDEA"},{"key":"611_CR57","doi-asserted-by":"crossref","unstructured":"Nguyen, P.H., Rebeiro, C., Mukhopadhyay, D., Wang, H.: Improved differential cache attacks on SMS4. In: International Conference on Information Security and Cryptology, pp. 29\u201345. Springer (2012)","DOI":"10.1007\/978-3-642-38519-3_3"},{"key":"611_CR58","doi-asserted-by":"crossref","unstructured":"Osvik, D.A., Shamir, A., Tromer, E.: Cache attacks and countermeasures: the case of AES. In: Cryptographers Track at the RSA Conference (2006)","DOI":"10.1007\/11605805_1"},{"key":"611_CR59","doi-asserted-by":"publisher","unstructured":"Page, D.: Defending against cache-based side-channel attacks. Inf. Secur. Tech. Rep. 8(1), 30\u201344 (2003). \n                    https:\/\/doi.org\/10.1016\/S1363-4127(03)00104-3\n                    \n                  . \n                    http:\/\/www.sciencedirect.com\/science\/article\/pii\/S1363412703001043","DOI":"10.1016\/S1363-4127(03)00104-3"},{"key":"611_CR60","unstructured":"Rane, A., Lin, C., Tiwari, M.: Raccoon: closing digital side-channels through obfuscated execution. In: USENIX Security Symposium, pp. 431\u2013446 (2015)"},{"key":"611_CR61","unstructured":"Rane, A., Lin, C., Tiwari, M.: Secure, precise, and fast floating-point operations on x86 processors. In: USENIX Security Symposium, pp. 71\u201386 (2016)"},{"key":"611_CR62","doi-asserted-by":"crossref","unstructured":"Ristenpart, T., Tromer, E., Shacham, H., Savage, S.: Hey, you, get off of my cloud: exploring information leakage in third-party compute clouds. In: Proceedings of the 16th ACM Conference on Computer and Communications Security. ACM (2009)","DOI":"10.1145\/1653662.1653687"},{"key":"611_CR63","volume-title":"UNIX Systems for Modern Architectures: Symmetric Multiprocessing and Caching for Kernel Programmers","author":"C Schimmel","year":"1994","unstructured":"Schimmel, C.: UNIX Systems for Modern Architectures: Symmetric Multiprocessing and Caching for Kernel Programmers. Addison-Wesley, Reading (1994)"},{"key":"611_CR64","doi-asserted-by":"crossref","unstructured":"Shih, M.W., Lee, S., Kim, T., Peinado, M.: T-SGX: eradicating controlled-channel attacks against enclave programs. In: Proceedings of the 2017 Annual Network and Distributed System Security Symposium (NDSS), San Diego (2017)","DOI":"10.14722\/ndss.2017.23193"},{"key":"611_CR65","doi-asserted-by":"crossref","unstructured":"Sinha, R., Rajamani, S., Seshia, S.A.: A compiler and verifier for page access oblivious computation. Technical Report, Technical Report UCB\/EECS-2017-124, EECS Department, University of California, Berkeley (2017)","DOI":"10.1145\/3106237.3106248"},{"key":"611_CR66","doi-asserted-by":"crossref","unstructured":"Sullivan, D., Arias, O., Meade, T., Jin, Y.: Microarchitectural minefields: 4K-aliasing covert channel and multi-tenant detection in IaaS clouds (2018)","DOI":"10.14722\/ndss.2018.23221"},{"issue":"1","key":"611_CR67","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1007\/s00145-009-9049-y","volume":"23","author":"E Tromer","year":"2010","unstructured":"Tromer, E., Osvik, D.A., Shamir, A.: Efficient cache attacks on AES, and countermeasures. J. Cryptol. 23(1), 37\u201371 (2010)","journal-title":"J. Cryptol."},{"key":"611_CR68","doi-asserted-by":"crossref","unstructured":"Tsunoo, Y., Saito, T., Suzaki, T., Shigeri, M., Miyauchi, H.: Cryptanalysis of DES implemented on computers with cache. In: International Workshop on Cryptographic Hardware and Embedded Systems. Springer (2003)","DOI":"10.1007\/978-3-540-45238-6_6"},{"key":"611_CR69","unstructured":"Van\u00a0Bulck, J., Weichbrodt, N., Kapitza, R., Piessens, F., Strackx, R.: Telling your secrets without page faults: stealthy page table-based attacks on enclaved execution. In: Proceedings of the 26th USENIX Security Symposium. USENIX Association (2017)"},{"key":"611_CR70","unstructured":"Wang, S., Wang, P., Liu, X., Zhang, D., Wu, D.: CacheD: identifying cache-based timing channels in production software. In: 26th USENIX Security Symposium (USENIX Security 17), pp. 235\u2013252. USENIX Association, Vancouver (2017). \n                    https:\/\/www.usenix.org\/conference\/usenixsecurity17\/technical-sessions\/presentation\/wang-shuai"},{"key":"611_CR71","unstructured":"Webster, A., Tavares, S.E.: On the design of S-boxes. In: Advances in Cryptology-CRYPTO\u201985: Proceedings. Springer (1986)"},{"key":"611_CR72","unstructured":"Wolrich, G., Gopal, V., Yap, K., Feghali, W.: SMS4 acceleration processors, methods, systems, and instructions (2016). \n                    https:\/\/www.google.com\/patents\/US9361106\n                    \n                  . US Patent 9,361,106"},{"key":"611_CR73","unstructured":"Xu, M., Thi, L., Phan, X., Choi, H.Y., Lee, I.: vCAT: Dynamic cache management using CAT virtualization. In: Real-Time and Embedded Technology and Applications Symposium (RTAS), 2017 IEEE. IEEE (2017)"},{"key":"611_CR74","doi-asserted-by":"crossref","unstructured":"Xu, Y., Cui, W., Peinado, M.: Controlled-channel attacks: deterministic side channels for untrusted operating systems. In: 2015 IEEE Symposium on Security and Privacy (SP), pp. 640\u2013656. IEEE (2015)","DOI":"10.1109\/SP.2015.45"},{"key":"611_CR75","unstructured":"Yap, K., Wolrich, G., Satpathy, S., Gulley, S., Gopal, V., Mathew, S., Feghali, W.: SMS4 acceleration hardware. US Patent 9,503,256 (2016). \n                    https:\/\/www.google.com\/patents\/US9503256"},{"key":"611_CR76","unstructured":"Yarom, Y., Falkner, K.: FLUSH+RELOAD: a high resolution, low noise, L3 cache side-channel attack. In: USENIX Security (2014)"},{"issue":"2","key":"611_CR77","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1007\/s13389-017-0152-y","volume":"7","author":"Y Yarom","year":"2017","unstructured":"Yarom, Y., Genkin, D., Heninger, N.: CacheBleed: a timing attack on OpenSSL constant-time RSA. J. Cryptogr. Eng. 7(2), 99\u2013112 (2017)","journal-title":"J. Cryptogr. Eng."},{"key":"611_CR78","doi-asserted-by":"crossref","unstructured":"Zhang, T., Zhang, Y., Lee, R.B.: Cloudradar: a real-time side-channel attack detection system in clouds. In: International Symposium on Research in Attacks, Intrusions, and Defenses. Springer (2016)","DOI":"10.1007\/978-3-319-45719-2_6"},{"key":"611_CR79","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Juels, A., Reiter, M.K., Ristenpart, T.: Cross-VM side channels and their use to extract private keys. In: Proceedings of the 2012 ACM Conference on Computer and Communications Security. ACM (2012)","DOI":"10.1145\/2382196.2382230"},{"key":"611_CR80","doi-asserted-by":"crossref","unstructured":"Zhou, Z., Reiter, M.K., Zhang, Y.: A software approach to defeating side channels in last-level caches. In: Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security. ACM (2016)","DOI":"10.1145\/2976749.2978324"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-018-0611-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-018-0611-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-018-0611-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,17]],"date-time":"2020-05-17T10:34:39Z","timestamp":1589711679000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-018-0611-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,9]]},"references-count":80,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,8]]}},"alternative-id":["611"],"URL":"https:\/\/doi.org\/10.1007\/s10766-018-0611-9","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11,9]]},"assertion":[{"value":"15 February 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 October 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 November 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Compliance with ethical standards"}},{"value":"We have informed the Intel Product Security Incident Response Team of our findings. They have acknowledged the receipt and confirmed a work-in-progress patch for IPP library. Here is the time line for the responsible disclosure process: (1) <b>08\/02\/2017:<\/b> We informed our findings to the Intel Product Security Incident Response Team (Intel PSIRT). (2) <b>08\/04\/2017:<\/b> Intel PSIRT acknowledged the receipt. (3) <b>11\/07\/2017:<\/b><tt>Safe2Encrypt_RIJ128<\/tt> was removed from the SGX SDK. (4) <b>11\/17\/2017:<\/b> Intel PSIRT confirmed a work-in-progress patch for IPP library (CVE-2017-5737). (5) <b>05\/10\/2018:<\/b> Intel PSIRT published an update for IPP library (CVE-2018-3691).","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Responsible disclosure"}}]}}