{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T02:31:31Z","timestamp":1648866691777},"reference-count":52,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2020,3,5]],"date-time":"2020-03-05T00:00:00Z","timestamp":1583366400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,3,5]],"date-time":"2020-03-05T00:00:00Z","timestamp":1583366400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"EC","award":["FP7-611146","FP7-247999","FP7-247999","FP7-247999","FP7-247999","FP7-611146","FP7-247999"],"award-info":[{"award-number":["FP7-611146","FP7-247999","FP7-247999","FP7-247999","FP7-247999","FP7-611146","FP7-247999"]}]},{"name":"BMBF","award":["01M3088C","01M3195E"],"award-info":[{"award-number":["01M3088C","01M3195E"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1007\/s10766-020-00656-0","type":"journal-article","created":{"date-parts":[[2020,3,5]],"date-time":"2020-03-05T11:06:25Z","timestamp":1583406385000},"page":"957-1007","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Timed-Value Stream Based ESL Timing and Power Estimation and Simulation Framework for Heterogeneous MPSoCs"],"prefix":"10.1007","volume":"48","author":[{"given":"Kim","family":"Gr\u00fcttner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philipp A.","family":"Hartmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tiemo","family":"Fandrey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Hylla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Lorenz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Hauck-Stattelmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bj\u00f6rn","family":"Sander","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oliver","family":"Bringmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Nebel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Rosenstiel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,3,5]]},"reference":[{"key":"656_CR1","unstructured":"AbsInt Angewandte Informatik GmbH: aiT Worst-Case Execution Time Analyzer. http:\/\/www.absint.com\/ait. Accessed 29 May 2015"},{"issue":"2","key":"656_CR2","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: Simplescalar: an infrastructure for computer system modeling. Computer 35(2), 59\u201367 (2002). https:\/\/doi.org\/10.1109\/2.982917","journal-title":"Computer"},{"key":"656_CR3","doi-asserted-by":"publisher","unstructured":"Bansal, N., Lahiri, K., Raghunathan, A., Chakradhar, S.T.: Power monitors: a framework for system-level power estimation using heterogeneous power models. In: Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, VLSID \u201905, pp. 579\u2013585. IEEE Computer Society, Washington, DC, USA (2005). https:\/\/doi.org\/10.1109\/ICVD.2005.138","DOI":"10.1109\/ICVD.2005.138"},{"key":"656_CR4","unstructured":"Biehl, T.: Ein Timed Value Stream basiertes Powermodell f\u00fcr SystemC. Master\u2019s thesis, Carl von Ossietzky Universit\u00e4t Oldenburg (2014)"},{"key":"656_CR5","unstructured":"Boost.Units library 1.1.0. http:\/\/www.boost.org\/doc\/html\/boost_units.html. Accessed 29 May 2015"},{"key":"656_CR6","doi-asserted-by":"crossref","unstructured":"B\u00fcker, M., Gr\u00fcttner, K., Hartmann, P.A., Stierand, I.: Mapping of concurrent object-oriented models to extended real-time task networks. In: Proceedings of the 2010 Forum on Specification and Design Languages (FDL\u20192010), pp. 43\u201348 (2010)","DOI":"10.1049\/ic.2010.0127"},{"key":"656_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2007\/68673","volume":"2007","author":"R Damasevicius","year":"2007","unstructured":"Damasevicius, R., Stuikys, V.: Estimation of power consumption at behavioral modeling level using SystemC. EURASIP J. Embed. Syst. 2007, 1\u20138 (2007)","journal-title":"EURASIP J. Embed. Syst."},{"key":"656_CR8","doi-asserted-by":"publisher","unstructured":"Dhanwada, N., Lin, I.C., Narayanan, V.: A power estimation methodology for SystemC transaction level models. In: Proceedings of the 3rd IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, CODES+ISSS \u201905, pp. 142\u2013147. ACM (2005). https:\/\/doi.org\/10.1145\/1084834.1084874","DOI":"10.1145\/1084834.1084874"},{"key":"656_CR9","doi-asserted-by":"crossref","unstructured":"Donlin, A.: Transaction level modeling: flows and use models. In: Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis (2004)","DOI":"10.1145\/1016720.1016742"},{"key":"656_CR10","unstructured":"Greaves, D.J., Yasin, M.: TLM POWER3: Power estimation methodology for SystemC TLM 2.0. In: FDL, pp. 106\u2013111. IEEE (2012). http:\/\/dblp.uni-trier.de\/db\/conf\/fdl\/fdl2012.html#GreavesY12. Accessed 29 May 2015"},{"key":"656_CR11","doi-asserted-by":"publisher","unstructured":"Gr\u00fcttner, K., Hartmann, P.A., Fandrey, T., Hylla, K., Lorenz, D., Stattelmann, S., Sander, B., Bringmann, O., Nebel, W., Rosenstiel, W.: An ESL timing and power estimation and simulation framework for heterogeneous socs. In: XIVth International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2014, Agios Konstantinos, Samos, Greece, July 14\u201317, 2014, pp. 181\u2013190. IEEE (2014). https:\/\/doi.org\/10.1109\/SAMOS.2014.6893210","DOI":"10.1109\/SAMOS.2014.6893210"},{"issue":"8C","key":"656_CR12","doi-asserted-by":"publisher","first-page":"966","DOI":"10.1016\/j.micpro.2013.09.001","volume":"37","author":"K Gr\u00fcttner","year":"2013","unstructured":"Gr\u00fcttner, K., Hartmann, P.A., Hylla, K., Rosinger, S., Nebel, W., Herrera, F., Villar, E., Brandolese, C., Fornaciari, W., Palermo, G., Ykman-Couvreur, C., Quaglia, D., Ferrero, F., Valencia, R.: The COMPLEX reference framework for HW\/SW co-design and power management supporting platform-based design-space exploration. Microprocess. Microsyst. 37(8C), 966\u2013980 (2013). https:\/\/doi.org\/10.1016\/j.micpro.2013.09.001. [special issue on European Projects in Embedded System Design (EPESD\u20192012)]","journal-title":"Microprocess. Microsyst."},{"key":"656_CR13","doi-asserted-by":"publisher","unstructured":"Hartmann, P.A., Gr\u00fcttner, K., Nebel, W.: Advanced systemc tracing and analysis framework for extra-functional properties. In: K.\u00a0Sano, D.\u00a0Soudris, M.\u00a0H\u00fcbner, P.C. Diniz (eds.) Applied Reconfigurable Computing\u201411th International Symposium, ARC 2015, Bochum, Germany, April 13\u201317, 2015, Proceedings, Lecture Notes in Computer Science, vol. 9040, pp. 141\u2013152. Springer (2015). https:\/\/doi.org\/10.1007\/978-3-319-16214-0_12","DOI":"10.1007\/978-3-319-16214-0_12"},{"key":"656_CR14","unstructured":"Hong, W., Joshi, J., Vieh, A., Bannow, N., Kramer, A., Post, H., Bringmann, O., Rosenstiel, W.: Advanced features for industry-level logging and tracing of C-based designs. In: Forum on specification and Design Languages (FDL 2013). IEEE (2013)"},{"key":"656_CR15","unstructured":"Hylla, K.: Bridging the gap between precise RT-level power\/timing estimation and fast high-level simulation. Ph.D. thesis, Carl von Ossietzky Universit\u00e4t Oldenburg, Department for Computer Science (2014)"},{"key":"656_CR16","unstructured":"Hylla, K., Hartmann, P.A., Helms, D., Nebel, W.: Early power & timing estimation of custom hardware blocks based on automatically generated combinatorial macros. In: Haubelt, C., Timmermann, D. (eds.) Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Warnem\u00fcnde, Germany, March 12\u201314, 2013, pp. 147\u2013158. Universit\u00e4t Rostock, Institut f\u00fcr Angewandte Mikroelektronik und Datentechnik, Fakult\u00e4t f\u00fcr Informatik und Elektrotechnik (2013)"},{"key":"656_CR17","doi-asserted-by":"publisher","unstructured":"IEEE Computer Society: IEEE Standard Verilog Hardware Description Language. IEEE Std. 1364-2005 (2006). https:\/\/doi.org\/10.1109\/IEEESTD.2006.99495. ISBN\u00a00-7381-4851-2","DOI":"10.1109\/IEEESTD.2006.99495"},{"key":"656_CR18","doi-asserted-by":"publisher","unstructured":"IEEE Computer Society: IEEE Standard SystemC Language Reference Manual. IEEE Std. 1666-2011 (2012). https:\/\/doi.org\/10.1109\/IEEESTD.2012.6134619. http:\/\/standards.ieee.org\/getieee\/1666\/. ISBN\u00a0978-0-7381-6801-2","DOI":"10.1109\/IEEESTD.2012.6134619"},{"key":"656_CR19","unstructured":"IEEE Computer Society: IEEE Standard SystemC Language Reference Manual. IEEE Std 1666-2011 (2011). http:\/\/standards.ieee.org\/getieee\/1666\/. ISBN\u00a0978-0-7381-6802-9"},{"key":"656_CR20","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1007\/978-1-4020-9940-3_8","volume-title":"Electronic System Level Design","author":"F Klein","year":"2011","unstructured":"Klein, F., Azevedo, R., Santos, L., Araujo, G.: SystemC-based power evaluation with PowerSC. In: Rigo, S., Azevedo, R., Santos, L. (eds.) Electronic System Level Design, pp. 129\u2013144. Springer, Dordrecht (2011). https:\/\/doi.org\/10.1007\/978-1-4020-9940-3_8"},{"key":"656_CR21","unstructured":"Klingauf, W., Geffken, M.: Design structure analysis and transaction recording in SystemC designs: a minimal-intrusive approach. In: Forum on specification and Design Languages (FDL 2006). IEEE (2006)"},{"key":"656_CR22","doi-asserted-by":"publisher","unstructured":"Kumar\u00a0Rethinagiri, S., Palomar, O., Arias\u00a0Moreno, J., Unsal, O., Cristal, A.: VPPET: virtual platform power and energy estimation tool for heterogeneous MPSOC based FPGA platforms. In: 2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp. 1\u20138 (2014). https:\/\/doi.org\/10.1109\/PATMOS.2014.6951910","DOI":"10.1109\/PATMOS.2014.6951910"},{"key":"656_CR23","doi-asserted-by":"publisher","unstructured":"Lebreton, H., Vivet, P.: Power modeling in SystemC at transaction level, application to a DVFS architecture. In: IEEE Computer Society Annual Symposium on VLSI, ISVLSI\u201908, pp. 463\u2013466 (2008). https:\/\/doi.org\/10.1109\/ISVLSI.2008.71","DOI":"10.1109\/ISVLSI.2008.71"},{"key":"656_CR24","unstructured":"Lee, D., John, L.K., Gerstlauer, A.: Dynamic power and performance back-annotation for fast and accurate functional hardware simulation. In: Proceedings of the 2015 Design, Automation and Test in Europe Conference and Exhibition, DATE \u201915, pp. 1126\u20131131. EDA Consortium, San Jose, CA, USA (2015). http:\/\/dl.acm.org\/citation.cfm?id=2755753.2757074"},{"key":"656_CR25","doi-asserted-by":"crossref","unstructured":"Lorenz, D., Gr\u00fcttner, K., Bombieri, N., Guarnieri, V., Bocchio, S.: From RTL IP to functional system-level models with extra-functional properties. In: Proceedings of the 10th Intl. Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS\u20192012), pp. 547\u2013556 (2012)","DOI":"10.1145\/2380445.2380529"},{"key":"656_CR26","doi-asserted-by":"crossref","unstructured":"Lorenz, D., Gr\u00fcttner, K., Nebel, W.: Data- and state-dependent power characterisation and simulation of black-box RTL IP components at system level. In: 17th Euromicro Conference on Digital Systems Design (DSD 2014) (2014)","DOI":"10.1109\/DSD.2014.89"},{"key":"656_CR27","doi-asserted-by":"publisher","unstructured":"Lorenz, D., Gr\u00fcttner, K., Nebel, W.: Data-and state-dependent power characterisation and simulation of black-box RTL IP components at system level. In: 17th Euromicro Conference on Digital System Design, DSD 2014, Verona, Italy, August 27\u201329, 2014, pp. 129\u2013136. IEEE Computer Society (2014). https:\/\/doi.org\/10.1109\/DSD.2014.89","DOI":"10.1109\/DSD.2014.89"},{"key":"656_CR28","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1007\/978-3-642-36157-9_3","volume-title":"Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation, Lecture Notes in Computer Science","author":"D Lorenz","year":"2013","unstructured":"Lorenz, D., Hartmann, P.A., Gr\u00fcttner, K., Nebel, W.: Non-invasive power simulation at system-level with SystemC. In: Ayala, J.L., Shang, D., Yakovlev, A. (eds.) Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation, Lecture Notes in Computer Science, vol. 7606, pp. 21\u201331. Springer, Berlin (2013). https:\/\/doi.org\/10.1007\/978-3-642-36157-9_3"},{"key":"656_CR29","doi-asserted-by":"publisher","first-page":"1061","DOI":"10.1109\/43.736181","volume":"17","author":"E Macii","year":"1998","unstructured":"Macii, E., Pedram, M., Somenzi, F.: High-level power modeling, estimation, and optimization. IEEE Trans. Comput. Aided Des. 17, 1061\u20131079 (1998)","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"656_CR30","doi-asserted-by":"publisher","unstructured":"Maehne, T., Vachoux, A.: Supporting dimensional analysis in SystemC-AMS. In: IEEE Behavioral Modeling and Simulation Workshop (BMAS 2009), pp. 108\u2013113 (2009). https:\/\/doi.org\/10.1109\/BMAS.2009.5338878","DOI":"10.1109\/BMAS.2009.5338878"},{"key":"656_CR31","first-page":"38-1","volume-title":"Low-Power Electronics Design","author":"W Nebel","year":"2005","unstructured":"Nebel, W., Helms, D.: High-level power estimation and analysis, Chap. 38. In: Piguet, C. (ed.) Low-Power Electronics Design, pp. 38-1\u201338-24. CRC Press, Boca Raton (2005)"},{"key":"656_CR32","unstructured":"Open Virtual Platforms (OVP). http:\/\/www.ovpworld.org. Accessed 29 May 2015"},{"key":"656_CR33","doi-asserted-by":"publisher","unstructured":"Rethinagiri, S.K., Palomar, O., Ben\u00a0Atitallah, R., Niar, S., Unsal, O., Kestelman, A.C.: System-level power estimation tool for embedded processor based platforms. In: Proceedings of the 6th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, RAPIDO \u201914, pp. 5:1\u20135:8. ACM, New York, NY, USA (2014). https:\/\/doi.org\/10.1145\/2555486.2555491","DOI":"10.1145\/2555486.2555491"},{"key":"656_CR34","doi-asserted-by":"publisher","unstructured":"Sander, B., Schnerr, J., Bringmann, O.: ESL power analysis of embedded processors for temperature and reliability estimations. In: Proceedings of the 7th IEEE\/ACM International Conference on Hardware\/Software Codesign and System Synthesis, CODES+ISSS \u201909, pp. 239\u2013248. ACM (2009). https:\/\/doi.org\/10.1145\/1629435.1629469","DOI":"10.1145\/1629435.1629469"},{"key":"656_CR35","unstructured":"Standard SystemC AMS extensions 2.0 Language Reference Manual. Accellera Systems Initiative (2013). http:\/\/accellera.org\/downloads\/standards\/systemc. Accessed 29 May 2015"},{"key":"656_CR36","unstructured":"Schreiner, S., Gr\u00fcttner, K., Rosinger, S., Nebel, W.: Ein verfahren zur bestimmung eines powermodells von xilinx microblaze mpsocs zur verwendung in virtuellen plattformen. In: U.\u00a0Heinkel, D.\u00a0Kriesten, M.\u00a0R\u00f6\u00dfler (eds.) Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, MBMV 2015, Chemnitz, Germany, March 3\u20134, 2015, pp. 73\u201382. S\u00e4chsische Landesbibliothek (2015)"},{"key":"656_CR37","doi-asserted-by":"crossref","unstructured":"Sch\u00fcrmans, S., Onnebrink, G., Leupers, R., Ascheid, G., Chen, X.: ESL power estimation using virtual platforms with black box processor models. In: ViPES Workshop 2015 (2015)","DOI":"10.1109\/SAMOS.2015.7363698"},{"key":"656_CR38","unstructured":"SystemC Verification Library 2.0. Accellera Systems Initiative (2014). http:\/\/accellera.org\/downloads\/standards\/systemc. Accessed 29 May 2015"},{"key":"656_CR39","doi-asserted-by":"crossref","unstructured":"Sotiriou-Xanthopoulos, E., Shalina, G., Figuli, P., Siozos, K., Economakos, G., Becker, J.: A power estimation technique for cycle-accurate higher-abstraction SystemC-based CPU models. In: International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (2015)","DOI":"10.1109\/SAMOS.2015.7363661"},{"key":"656_CR40","doi-asserted-by":"publisher","unstructured":"Sotiriou-Xanthopoulos, E., Xydis, S., Siozios, K., Economakos, G., Soudris, D.: Effective platform-level exploration for heterogeneous multicores exploiting simulation-induced slacks. In: Proceedings of Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms, PARMA-DITAM \u201914, pp. 13:13\u201313:16. ACM, New York, NY, USA (2014). https:\/\/doi.org\/10.1145\/2556863.2556864","DOI":"10.1145\/2556863.2556864"},{"key":"656_CR41","doi-asserted-by":"publisher","unstructured":"Stattelmann, S., Bringmann, O., Rosenstiel, W.: Dominator homomorphism based code matching for source-level simulation of embedded software. In: Proceedings of the Seventh IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, CODES+ISSS \u201911, pp. 305\u2013314. ACM (2011). https:\/\/doi.org\/10.1145\/2039370.2039417","DOI":"10.1145\/2039370.2039417"},{"key":"656_CR42","doi-asserted-by":"publisher","unstructured":"Stattelmann, S., Bringmann, O., Rosenstiel, W.: Fast and accurate source-level simulation of software timing considering complex code optimizations. In: Proceedings of the 48th Design Automation Conference, DAC \u201911, pp. 486\u2013491. ACM (2011). https:\/\/doi.org\/10.1145\/2024724.2024838","DOI":"10.1145\/2024724.2024838"},{"key":"656_CR43","doi-asserted-by":"publisher","unstructured":"Stattelmann, S., Gebhard, G., Cullmann, C., Bringmann, O., Rosenstiel, W.: Hybrid source-level simulation of data caches using abstract cache models. In: W.\u00a0Rosenstiel, L.\u00a0Thiele (eds.) 2012 Design, Automation and Test in Europe Conference and Exhibition, DATE 2012, Dresden, Germany, March 12\u201316, 2012, pp. 376\u2013381. IEEE (2012). https:\/\/doi.org\/10.1109\/DATE.2012.6176500","DOI":"10.1109\/DATE.2012.6176500"},{"key":"656_CR44","unstructured":"Streubuhr, M., Rosales, R., Hasholzner, R., Haubelt, C., Teich, J.: ESL power and performance estimation for heterogeneous MPSoCS using SystemC. In: 2011 Forum on Specification and Design Languages (FDL\u201911), pp. 1\u20138 (2011)"},{"key":"656_CR45","unstructured":"Synopsys: Virtualizer. http:\/\/www.synopsys.com\/systems\/virtualprototyping\/. Accessed 29 May 2015"},{"key":"656_CR46","unstructured":"Synopsys, Inc.: SCML Source Code Library. http:\/\/www.synopsys.com\/cgi-bin\/slcw\/kits\/reg.cgi. Accessed 29 May 2015"},{"key":"656_CR47","unstructured":"Underbit Technologies, Inc.: libmad\u2014MPEG audio decoder library. http:\/\/www.underbit.com\/products\/mad. Accessed 29 May 2015"},{"key":"656_CR48","unstructured":"Synopsys CoMET. http:\/\/www.synopsys.com\/. Accessed 29 May 2015"},{"key":"656_CR49","doi-asserted-by":"publisher","unstructured":"Vece, G.B., Conti, M., Orcioni, S.: PK tool 2.0: a SystemC environment for high level power estimation. In: 12th IEEE International Conference on Electronics, Circuits and Systems, 2005. ICECS 2005 (2005). https:\/\/doi.org\/10.1109\/ICECS.2005.4633501","DOI":"10.1109\/ICECS.2005.4633501"},{"key":"656_CR50","doi-asserted-by":"publisher","unstructured":"Walravens, C., Vanderperren, Y., Dehaene, W.: ActivaSC: a highly efficient and non-intrusive extension for activity-based analysis of SystemC models. In: Proceedings of the 46th Annual Design Automation Conference, DAC\u201909, pp. 172\u2013177. ACM (2009). https:\/\/doi.org\/10.1145\/1629911.1629959","DOI":"10.1145\/1629911.1629959"},{"key":"656_CR51","unstructured":"Xanthos, S., Chatzigeorgiou, A., Stephanides, G.: Energy estimation with systemc: A programmer\u2019s perspective. In: Proceedings of the 7th WSEAS International Conference on Systems, Computational Methods in Circuits and Systems Applications, WSEAS, pp. 7\u201310 (2003)"},{"issue":"10","key":"656_CR52","doi-asserted-by":"publisher","first-page":"2103","DOI":"10.1109\/TCAD.2005.859504","volume":"25","author":"L Zhong","year":"2006","unstructured":"Zhong, L., Ravi, S., Raghunathan, A., Jha, N.: RTL-aware cycle-accurate functional power estimation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(10), 2103\u20132117 (2006). https:\/\/doi.org\/10.1109\/TCAD.2005.859504","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-020-00656-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-020-00656-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-020-00656-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,3,5]],"date-time":"2021-03-05T00:23:24Z","timestamp":1614903804000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-020-00656-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,5]]},"references-count":52,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2020,12]]}},"alternative-id":["656"],"URL":"https:\/\/doi.org\/10.1007\/s10766-020-00656-0","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3,5]]},"assertion":[{"value":"28 May 2015","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 February 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 March 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}