{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:44:34Z","timestamp":1740123874871,"version":"3.37.3"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2020,6,29]],"date-time":"2020-06-29T00:00:00Z","timestamp":1593388800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2020,6,29]],"date-time":"2020-06-29T00:00:00Z","timestamp":1593388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1007\/s10766-020-00668-w","type":"journal-article","created":{"date-parts":[[2020,6,29]],"date-time":"2020-06-29T17:03:13Z","timestamp":1593450193000},"page":"200-215","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Scaled Static Analysis and IP Reuse for Out-of-Order Parallel SystemC Simulation"],"prefix":"10.1007","volume":"49","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9382-0232","authenticated-orcid":false,"given":"Zhongqi","family":"Cheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Schmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"D\u00f6mer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,6,29]]},"reference":[{"key":"668_CR1","unstructured":"IEEE Standard 1666-2011 for Standard SystemC\u00ae Language Reference Manual, IEEE Computer Society, January 2012"},{"key":"668_CR2","unstructured":"SystemC Language Working Group: SystemC 2.3.1, Core SystemC Language and Examples, Accellera Systems Initiative (2014)"},{"issue":"12","key":"668_CR3","first-page":"1859","volume":"33","author":"W Chen","year":"2014","unstructured":"Chen, W., Han, X., Chang, C.W., Liu, G., D\u00f6mer, R.: Out-of-order parallel discrete event simulation for transaction level models. IEEE TCAD 33(12), 1859\u20131872 (2014)","journal-title":"IEEE TCAD"},{"key":"668_CR4","unstructured":"Lab for Embedded Computer Systems (LECS). Recoding Infrastructure for SystemC. www.cecs.uci.edu\/~doemer\/risc.html#RISC040"},{"key":"668_CR5","doi-asserted-by":"crossref","unstructured":"Schmidt, T., Cheng, Z., D\u00f6mer, R.: Port Call Path Sensitive Conflict Analysis for Instance-Aware Parallel SystemC Simulation, DATE (March 2018)","DOI":"10.23919\/DATE.2018.8342034"},{"key":"668_CR6","unstructured":"Sarkar, S., Chanclar, G. S., Shinde, S.: Effective IP reuse for high quality SOC design. In: IEEE SOCC, pp. 217\u2013224 (2005)"},{"key":"668_CR7","unstructured":"Kaushik, A., Patel, H.D.: SystemC-clang: an open-source framework for analyzing mixed-abstraction SystemC models. FDL, Paris (2013)"},{"key":"668_CR8","doi-asserted-by":"crossref","unstructured":"Viitanen, J., Sjv\u00f6all, P., Viitanen, M., H\u00e4m\u00e4l\u00e4inen, T. D., Vanne, J.: Distributed SystemC simulation on manycore servers. In: IEEE NORCAS, pp. 1\u20136 (2016)","DOI":"10.1109\/NORCHIP.2016.7792920"},{"key":"668_CR9","doi-asserted-by":"crossref","unstructured":"Weinstock, J., Leupers, R., Ascheid, G., Petras, D., Hoffmann, A.: SystemC-link: Parallel SystemC simulation using time-decoupled segments. In: Design, Automation and Test in Europe Conference and Exhibition, Dresden, pp. 493\u2013498 (2016)","DOI":"10.3850\/9783981537079_0114"},{"issue":"2","key":"668_CR10","doi-asserted-by":"publisher","first-page":"22","DOI":"10.3390\/electronics5020022","volume":"5","author":"D Becker","year":"2016","unstructured":"Becker, D., Moy, M., Cornet, J.: Parallel simulation of loosely timed systemC\/TLM programs: challenges raised by an industrial case study. Electronics 5(2), 22 (2016)","journal-title":"Electronics"},{"key":"668_CR11","doi-asserted-by":"crossref","unstructured":"Moy, M.: Parallel programming with SystemC for loosely timed models: a non-intrusive approach. In: Proceedings of Design, Automation and Test in Europe (2013)","DOI":"10.7873\/DATE.2013.017"},{"key":"668_CR12","doi-asserted-by":"crossref","unstructured":"Combes, P., Caron, E., Desprez, F., Chopard, B., Zory, J.: Relaxing synchronization in a parallel SystemC kernel. In: IEEE International Symposium on Parallel and Distributed Processing with Applications (2008)","DOI":"10.1109\/ISPA.2008.124"},{"key":"668_CR13","doi-asserted-by":"publisher","first-page":"102067","DOI":"10.1016\/j.simpat.2020.102067","volume":"100","author":"T Li","year":"2020","unstructured":"Li, T., Yao, Y., Tang, W., Zhu, F., Lin, Z.: An efficient multi-threaded memory allocator for PDES applications. Simul. Model. Pract. Theory 100, 102067 (2020)","journal-title":"Simul. Model. Pract. Theory"},{"key":"668_CR14","doi-asserted-by":"crossref","unstructured":"Waddell, B., Leathrum, J. F.: A multithreaded simulation executive in support of discrete event simulations. In: Winter Simulation Conference, National Harbor, MD, USA, pp. 2677\u20132688 (2019)","DOI":"10.1109\/WSC40007.2019.9004666"},{"key":"668_CR15","doi-asserted-by":"crossref","unstructured":"Schmidt, T., Liu, G., D\u00f6mer, R.: Hybrid Analysis of SystemC Models for Fast and Accurate Parallel Simulation, ASPDAC, Tokyo, Japan (2017)","DOI":"10.1109\/ASPDAC.2017.7858324"},{"key":"668_CR16","doi-asserted-by":"crossref","unstructured":"Cheng, Z., Schmidt, T., D\u00f6mer, R.: Enabling IP Reuse and Protection in Out-of-Order Parallel SystemC Simulation, IESS (Sept 2019)","DOI":"10.1007\/s10766-020-00668-w"},{"key":"668_CR17","unstructured":"Satoshi Nakamoto. Bitcoin: A Peer-to-Peer Electronic Cash System (2008)"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-020-00668-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10766-020-00668-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-020-00668-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,8]],"date-time":"2024-08-08T18:56:40Z","timestamp":1723143400000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10766-020-00668-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,29]]},"references-count":17,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,4]]}},"alternative-id":["668"],"URL":"https:\/\/doi.org\/10.1007\/s10766-020-00668-w","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2020,6,29]]},"assertion":[{"value":"30 October 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 June 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 June 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}