{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,18]],"date-time":"2025-10-18T15:13:56Z","timestamp":1760800436938,"version":"3.37.3"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2020,12,26]],"date-time":"2020-12-26T00:00:00Z","timestamp":1608940800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2020,12,26]],"date-time":"2020-12-26T00:00:00Z","timestamp":1608940800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2021,8]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Microcontrollers to be used in harsh environmental conditions, e.g., at high temperatures or radiation exposition, need to be fabricated in robust technology nodes in order to operate reliably. However, these nodes are considerably larger than cutting-edge semiconductor technologies and provide less speed, drastically reducing system performance. In order to achieve low silicon area costs, low power consumption and reasonable performance, the processor architecture organization itself is a major influential design point. Parameters like data path width, instruction execution paradigm, code density, memory requirements, advanced control flow mechanisms etc., may have large effects on the design constraints. Application characteristics, like exploitable data parallelism and required arithmetic operations, have to be considered in order to use the implemented processor resources efficiently. In this paper, a design space exploration of five different architectures with MIPS- or ARM-compatible instruction set architectures, as well as transport-triggered instruction execution is presented. Using a 0.18 <jats:inline-formula><jats:alternatives><jats:tex-math>$$\\upmu $$<\/jats:tex-math><mml:math xmlns:mml=\"http:\/\/www.w3.org\/1998\/Math\/MathML\">\n                  <mml:mi>\u03bc<\/mml:mi>\n                <\/mml:math><\/jats:alternatives><\/jats:inline-formula>m SOI CMOS technology for high temperature and an exemplary case study from the fields of communication, i.e., powerline communication encoder, the influence of architectural parameters on performance and hardware efficiency is compared. For this application, a transport-triggered architecture configuration has an 8.5<jats:inline-formula><jats:alternatives><jats:tex-math>$$\\times $$<\/jats:tex-math><mml:math xmlns:mml=\"http:\/\/www.w3.org\/1998\/Math\/MathML\">\n                  <mml:mo>\u00d7<\/mml:mo>\n                <\/mml:math><\/jats:alternatives><\/jats:inline-formula> higher performance and 2.4<jats:inline-formula><jats:alternatives><jats:tex-math>$$\\times $$<\/jats:tex-math><mml:math xmlns:mml=\"http:\/\/www.w3.org\/1998\/Math\/MathML\">\n                  <mml:mo>\u00d7<\/mml:mo>\n                <\/mml:math><\/jats:alternatives><\/jats:inline-formula> higher computational energy efficiency at a 1.6<jats:inline-formula><jats:alternatives><jats:tex-math>$$\\times $$<\/jats:tex-math><mml:math xmlns:mml=\"http:\/\/www.w3.org\/1998\/Math\/MathML\">\n                  <mml:mo>\u00d7<\/mml:mo>\n                <\/mml:math><\/jats:alternatives><\/jats:inline-formula> larger total silicon area than an off-the-shelf ARM Cortex-M0 embedded processor, showing the considerable range of design trade-offs for different architectures.<\/jats:p>","DOI":"10.1007\/s10766-020-00686-8","type":"journal-article","created":{"date-parts":[[2020,12,26]],"date-time":"2020-12-26T17:02:38Z","timestamp":1609002158000},"page":"541-569","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Evaluation of Different Processor Architecture Organizations for On-Site Electronics in Harsh Environments"],"prefix":"10.1007","volume":"49","author":[{"given":"Sven","family":"Gesper","sequence":"first","affiliation":[]},{"given":"Moritz","family":"Wei\u00dfbrich","sequence":"additional","affiliation":[]},{"given":"Tobias","family":"Stuckenberg","sequence":"additional","affiliation":[]},{"given":"Pekka","family":"J\u00e4\u00e4skel\u00e4inen","sequence":"additional","affiliation":[]},{"given":"Holger","family":"Blume","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3503-8386","authenticated-orcid":false,"given":"Guillermo","family":"Pay\u00e1-Vay\u00e1","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,12,26]]},"reference":[{"issue":"4","key":"686_CR1","doi-asserted-by":"publisher","first-page":"1927","DOI":"10.1109\/TPWRD.2006.877073","volume":"21","author":"P Amirshahi","year":"2006","unstructured":"Amirshahi, P., Navidpour, S.M., Kavehrad, M.: Performance analysis of uncoded and coded OFDM broadband transmission over low voltage power-line channels with impulsive noise. IEEE Trans. Power Deliv. 21(4), 1927\u20131934 (2006)","journal-title":"IEEE Trans. Power Deliv."},{"key":"686_CR2","unstructured":"ARM Limited: Cortex-M3 Technical Reference Manual, ARM DDI 0337E edn. (2006)"},{"key":"686_CR3","unstructured":"ARM Limited: Cortex-M0 Technical Reference Manual, ARM DDI 0432C edn. (2009)"},{"key":"686_CR4","unstructured":"ARM Limited: ARM v7-M Arch. Reference Manual, ARM DDI 0403E edn. (2014)"},{"key":"686_CR5","unstructured":"ARM Limited: ARM v6-M Arch. Reference Manual, ARM DDI 0419D edn. (2017)"},{"key":"686_CR6","doi-asserted-by":"crossref","unstructured":"Bannatyne, R., Gifford, D., Klein, K., McCarville, K., Merritt, C., Neddermeyer, S.: Creation of an ARM\u00ae Cortex\u00ae-M0 microcontroller for high temperature embedded systems. In: HiTEN, vol. 2017, pp. 31\u201335 (2017)","DOI":"10.4071\/2380-4491.2017.HiTEN.31"},{"key":"686_CR7","doi-asserted-by":"crossref","unstructured":"Braun, S., Kordas, N., Utz, A., Kappert, H., Kokozinski, R.: Fully integrated sensor electronics for inductive proximity switches operating up to 250 C. In: Additional Conference (Device Packaging, HiTEC, HiTEN, & CICMT) 2019(HiTen), pp. 112\u2013116 (2019)","DOI":"10.4071\/2380-4491.2019.HiTen.000112"},{"key":"686_CR8","unstructured":"Chen, W., Sadana, D.K., Taur, Y.: SOI CMOS structure, patent (1998)"},{"key":"686_CR9","volume-title":"Microprocessor Architectures: From VLIW to TTA","author":"H Corporaal","year":"1997","unstructured":"Corporaal, H.: Microprocessor Architectures: From VLIW to TTA. Wiley, Hoboken (1997)"},{"key":"686_CR10","unstructured":"Freescale: MC9S12G (2017). https:\/\/www.nxp.com"},{"key":"686_CR11","unstructured":"George, T., Son, K.A., Powers, R.A., Del Castillo, L.Y., Okojie, R.: Harsh environment microtechnologies for NASA and terrestrial applications. In: IEEE Sensors (2005)"},{"key":"686_CR12","unstructured":"Gesper, S.: Implementierung eines VLIW-MIPS-Prozessors f\u00fcr Hochtemperaturanwendungen mit Compilerunterst\u00fctzung, Master Thesis, Leibniz Universit\u00e4t Hannover. Master\u2019s thesis (2018)"},{"key":"686_CR13","doi-asserted-by":"crossref","unstructured":"Gesper, S., Wei\u00dfbrich, M., Nolting, S., Stuckenberg, T., J\u00e4\u00e4skel\u00e4inen, P., Blume, H., Pay\u00e1-Vay\u00e1, G.: Evaluation of different processor architecture organizations for on-site electronics in Harsh environments. In: Embedded Computer Systems: Architectures, Modeling, and Simulation. Springer (2019)","DOI":"10.1007\/s10766-020-00686-8"},{"key":"686_CR14","volume-title":"Computer Organization and Design: The Hardware\/Software Interface","author":"JL Hennessy","year":"2014","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Organization and Design: The Hardware\/Software Interface. Elsevier, Hoboken (2014)"},{"key":"686_CR15","unstructured":"HomePlug Powerline Alliance: HomePlug 1.0 Specification. Standard, HomePlug Power Alliance, United States, CA (2001)"},{"key":"686_CR16","unstructured":"Honeywell: HT 83C51 (2011). https:\/\/aerospace.honeywell.com"},{"key":"686_CR17","doi-asserted-by":"crossref","unstructured":"J\u00e4\u00e4skel\u00e4inen, P., Tervo, A., Pay\u00e1-Vay\u00e1, G., Viitanen, T., Behmann, N., Takala, J., Blume, H.: Transport-triggered Soft Cores. In: IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp. 83\u201390 (2018)","DOI":"10.1109\/IPDPSW.2018.00022"},{"key":"686_CR18","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1007\/s11265-014-0924-x","volume":"80","author":"P J\u00e4\u00e4skel\u00e4inen","year":"2015","unstructured":"J\u00e4\u00e4skel\u00e4inen, P., Kultala, H., Viitanen, T., Takala, J.: Code density and energy efficiency of exposed datapath architectures. J. Signal Process. Syst. 80, 49\u201364 (2015)","journal-title":"J. Signal Process. Syst."},{"key":"686_CR19","doi-asserted-by":"crossref","unstructured":"J\u00e4\u00e4skel\u00e4inen, P., Viitanen, T., Takala, J., Berg, H.: HW\/SW Co-design toolset for customization of exposed datapath processors. In: Computing Platforms for Software-Defined Radio. Springer (2017)","DOI":"10.1007\/978-3-319-49679-5_8"},{"key":"686_CR20","doi-asserted-by":"crossref","unstructured":"Lele, C., Siohan, P., Legouable, R., Javaudin, J.: Preamble-based channel estimation techniques for OFDM\/OQAM over the powerline. In: 2007 IEEE International Symposium on Power Line Communications and Its Applications, pp. 59\u201364 (2007)","DOI":"10.1109\/ISPLC.2007.371098"},{"key":"686_CR21","unstructured":"Microchip: PIC24HJ32GP202\/204 & PIC24HJ16GP304 (2011). https:\/\/www.microchip.com"},{"key":"686_CR22","unstructured":"MIPS Technologies: Programmers Volume II-A: The MIPS32 Instruction Set"},{"key":"686_CR23","doi-asserted-by":"crossref","unstructured":"Multanen, J., Kultala, H., J\u00e4\u00e4skel\u00e4inen, P.: Energy-delay trade-offs in instruction register file design. In: 2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC), pp. 1\u20137. IEEE (2018)","DOI":"10.1109\/NORCHIP.2018.8573504"},{"key":"686_CR24","doi-asserted-by":"crossref","unstructured":"Multanen, J., Viitanen, T., Linjam\u00e4ki, H., Kultala, H., J\u00e4\u00e4skel\u00e4inen, P., Takala, J., Koskinen, L., Simonsson, J., Berg, H., Raiskila, K., et\u00a0al.: Power optimizations for transport triggered SIMD processors. In: 2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), pp. 303\u2013309. IEEE (2015)","DOI":"10.1109\/SAMOS.2015.7363689"},{"key":"686_CR25","doi-asserted-by":"crossref","unstructured":"Patyk, T., Guevorkian, D., Pitk\u00e4nen, T., J\u00e4\u00e4skel\u00e4inen, P., Takala, J.: Low-power application-specific FFT processor for LTE applications. In: International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), pp. 28\u201332. IEEE (2013)","DOI":"10.1109\/SAMOS.2013.6621102"},{"key":"686_CR26","volume-title":"Architekturen der digitalen Signalverarbeitung","author":"P Pirsch","year":"2013","unstructured":"Pirsch, P.: Architekturen der digitalen Signalverarbeitung. Springer, Berlin (2013)"},{"key":"686_CR27","doi-asserted-by":"crossref","unstructured":"Stuckenberg, T., Gottschlich, M., Nolting, S., Blume, H.: Design and optimization of an ARM cortex-M based SoC for TCP\/IP communication in high temperature applications. In: Embedded Computer Systems: Architectures, Modeling, and Simulation, pp. 169\u2013183. Springer, Cham (2019)","DOI":"10.1007\/978-3-030-27562-4_12"},{"key":"686_CR28","doi-asserted-by":"crossref","unstructured":"Tan, Z., Cheng, Y., Liu, H., Ma, Z.: Noise modelling for power line communication in Harsh environment. In: 2017 4th International Conference on Information Science and Control Engineering (ICISCE), pp. 1559\u20131563 (2017)","DOI":"10.1109\/ICISCE.2017.325"},{"key":"686_CR29","unstructured":"Tekmos Inc.: TK89h51 Microcontroller (2018). https:\/\/www.tekmos.com"},{"key":"686_CR30","unstructured":"Texas Instruments: TI SM320F2812-HT (2011). https:\/\/www.ti.com"},{"key":"686_CR31","unstructured":"Texas Instruments: TI SM320f28335-HT (2014). https:\/\/www.ti.com"},{"key":"686_CR32","unstructured":"Texas Instruments: TI SM470r1b1m-HT (2015). https:\/\/www.ti.com"},{"key":"686_CR33","doi-asserted-by":"publisher","first-page":"1283","DOI":"10.1007\/s10766-018-0568-8","volume":"46","author":"T Viitanen","year":"2018","unstructured":"Viitanen, T., Helkala, J., Kultala, H., J\u00e4\u00e4skel\u00e4inen, P., Takala, J., Zetterman, T., Berg, H.: Variable length instruction compression on transport triggered architectures. Int. J. Parallel Program. 46, 1283\u20131303 (2018)","journal-title":"Int. J. Parallel Program."},{"key":"686_CR34","unstructured":"Vorago: VA10800 (2018). https:\/\/www.voragotech.com"},{"key":"686_CR35","unstructured":"Waterman, A.S.: Design of the RISC-V instruction set architecture. Ph.D. thesis, UC Berkeley (2016)"},{"key":"686_CR36","unstructured":"XFab Silicon Foundries: 0.18 Micron Modular BCD-on-SOI Technology (2020)"},{"key":"686_CR37","doi-asserted-by":"crossref","unstructured":"\u017d\u00e1dn\u00edk, J., Takala, J.: Low-power programmable processor for fast Fourier transform based on transport triggered architecture. In: ICASSP 2019-2019 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp. 1423\u20131427. IEEE (2019)","DOI":"10.1109\/ICASSP.2019.8682289"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-020-00686-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10766-020-00686-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-020-00686-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,29]],"date-time":"2021-06-29T22:03:35Z","timestamp":1625004215000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10766-020-00686-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,26]]},"references-count":37,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,8]]}},"alternative-id":["686"],"URL":"https:\/\/doi.org\/10.1007\/s10766-020-00686-8","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2020,12,26]]},"assertion":[{"value":"27 April 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 November 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 December 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}