{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,7]],"date-time":"2026-02-07T13:34:04Z","timestamp":1770471244629,"version":"3.49.0"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T00:00:00Z","timestamp":1751241600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T00:00:00Z","timestamp":1751241600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1007\/s10766-025-00801-7","type":"journal-article","created":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T12:43:55Z","timestamp":1751287435000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Programming Parallelism on FPGAs with Eclat"],"prefix":"10.1007","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1495-9605","authenticated-orcid":false,"given":"Lo\u00efc","family":"Sylvestre","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4763-8163","authenticated-orcid":false,"given":"Jocelyn","family":"S\u00e9rot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2400-9523","authenticated-orcid":false,"given":"Emmanuel","family":"Chailloux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,6,30]]},"reference":[{"issue":"3\u20134","key":"801_CR1","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1016\/j.cl.2006.07.004","volume":"33","author":"M Aldinucci","year":"2007","unstructured":"Aldinucci, M., Danelutto, M.: Skeleton-based parallel programming: Functional and parallel semantics in a single shot. Comput. Lang. Syst. Struct. (CLSS) 33(3\u20134), 179\u2013192 (2007). https:\/\/doi.org\/10.1016\/j.cl.2006.07.004","journal-title":"Comput. Lang. Syst. Struct. (CLSS)"},{"key":"801_CR2","doi-asserted-by":"publisher","unstructured":"Baaij, C., et\u00a0al.: C$$\\lambda $$ash: Structural descriptions of synchronous hardware using Haskell. In: Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD 2010). pp. 714\u2013721. IEEE (2010). https:\/\/doi.org\/10.1109\/DSD.2010.21","DOI":"10.1109\/DSD.2010.21"},{"key":"801_CR3","doi-asserted-by":"publisher","first-page":"1999","DOI":"10.1016\/j.procs.2020.04.214","volume":"171","author":"R Bakhteri","year":"2020","unstructured":"Bakhteri, R., Cheng, J., Semmelhack, A.: Design and implementation of cellular automata on FPGA for hardware acceleration. Proc. Comput. Sci. 171, 1999\u20132007 (2020). https:\/\/doi.org\/10.1016\/j.procs.2020.04.214","journal-title":"Proc. Comput. Sci."},{"issue":"1","key":"801_CR4","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/JPROC.2002.805826","volume":"91","author":"A Benveniste","year":"2003","unstructured":"Benveniste, A., et al.: The synchronous languages 12 years later. Proc. IEEE 91(1), 64\u201383 (2003). https:\/\/doi.org\/10.1109\/JPROC.2002.805826","journal-title":"Proc. IEEE"},{"key":"801_CR5","doi-asserted-by":"publisher","first-page":"373","DOI":"10.1007\/s11390-015-1530-5","volume":"30","author":"C Bernardeschi","year":"2015","unstructured":"Bernardeschi, C., Cassano, L., Domenici, A.: SRAM-based FPGA systems for safety-critical applications: a survey on design standards and proposed methodologies. J. Comput. Sci. Technol. (JCS &T) 30, 373\u2013390 (2015). https:\/\/doi.org\/10.1007\/s11390-015-1530-5","journal-title":"J. Comput. Sci. Technol. (JCS &T)"},{"issue":"1","key":"801_CR6","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1007\/BF02811340","volume":"17","author":"G Berry","year":"1992","unstructured":"Berry, G.: A hardware implementation of pure ESTEREL. Sadhana Acad. Proc. Eng. Sci. 17(1), 95\u2013130 (1992). https:\/\/doi.org\/10.1007\/BF02811340","journal-title":"Sadhana Acad. Proc. Eng. Sci."},{"issue":"4","key":"801_CR7","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1002\/spe.4380210406","volume":"21","author":"F Boussinot","year":"1991","unstructured":"Boussinot, F.: Reactive C: an extension of C to program reactive systems. Softw. Pract. Exp. 21(4), 401\u2013428 (1991). https:\/\/doi.org\/10.1002\/spe.4380210406","journal-title":"Softw. Pract. Exp."},{"key":"801_CR8","doi-asserted-by":"publisher","unstructured":"Choi, Y., Zhang, P., Li, P., Cong, J.: HLScope+: fast and accurate performance estimation for FPGA HLS. In: International Conference on Computer-Aided Design (ICCAD \u201917). pp. 691\u2013698. IEEE (2017). https:\/\/doi.org\/10.1109\/ICCAD.2017.8203844","DOI":"10.1109\/ICCAD.2017.8203844"},{"issue":"2","key":"801_CR9","doi-asserted-by":"publisher","first-page":"235","DOI":"10.1016\/0304-3975(92)90014-7","volume":"103","author":"M Felleisen","year":"1992","unstructured":"Felleisen, M., Hieb, R.: The revised report on the syntactic theories of sequential control and state. Theor. Comput. Sci. 103(2), 235\u2013271 (1992). https:\/\/doi.org\/10.1016\/0304-3975(92)90014-7","journal-title":"Theor. Comput. Sci."},{"key":"801_CR10","doi-asserted-by":"publisher","unstructured":"Florence, S.P., You, S.H., Tov, J.A., Findler, R.B.: A calculus for Esterel: if can, can. if\u00a0no\u00a0can, no can. In: Proceedings of the ACM on Programing Languages (PACMPL) 3(POPL), pp. 1\u201329 (2019). https:\/\/doi.org\/10.1145\/3291625","DOI":"10.1145\/3291625"},{"key":"801_CR11","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1016\/S0927-5452(04)80015-7","volume":"13","author":"F Gava","year":"2004","unstructured":"Gava, F., Loulergue, F.: Semantics of a functional BSP language with imperative features. Adv. Parallel Comput. 13, 95\u2013102 (2004). https:\/\/doi.org\/10.1016\/S0927-5452(04)80015-7","journal-title":"Adv. Parallel Comput."},{"issue":"10","key":"801_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3564529","volume":"55","author":"L Gonnord","year":"2023","unstructured":"Gonnord, L., Henrio, L., Morel, L., Radanne, G.: A survey on parallelism and determinism. ACM Comput. Surv. 55(10), 1\u201328 (2023). https:\/\/doi.org\/10.1145\/3564529","journal-title":"ACM Comput. Surv."},{"issue":"4","key":"801_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3469660","volume":"14","author":"YH Lai","year":"2021","unstructured":"Lai, Y.H., et al.: Programming and synthesis for software-defined FPGA acceleration: status and future prospects. Trans. Reconfig. Technol. Syst. (TRETS) 14(4), 1\u201339 (2021). https:\/\/doi.org\/10.1145\/3469660","journal-title":"Trans. Reconfig. Technol. Syst. (TRETS)"},{"key":"801_CR14","doi-asserted-by":"publisher","unstructured":"Mandel, L., Pouzet, M.: ReactiveML: a reactive extension to ML. In: Principles and Practice of Declarative Programming (PPDP \u201905). pp. 82\u201393. ACM (2005). https:\/\/doi.org\/10.1145\/1069774.1069782","DOI":"10.1145\/1069774.1069782"},{"key":"801_CR15","doi-asserted-by":"publisher","first-page":"271","DOI":"10.1007\/s10009-002-0086-1","volume":"4","author":"A Mycroft","year":"2003","unstructured":"Mycroft, A., Sharp, R.: Higher-level techniques for hardware description and synthesis. Int. J. Softw. Tools Technol. Transf. 4, 271\u2013297 (2003). https:\/\/doi.org\/10.1007\/s10009-002-0086-1","journal-title":"Int. J. Softw. Tools Technol. Transf."},{"issue":"9","key":"801_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11227-024-05894-4","volume":"80","author":"A Ottimo","year":"2024","unstructured":"Ottimo, A., Mencagli, G., Danelutto, M.: Boosting general-purpose stream processing with reconfigurable hardware. J. Supercomput. 80(9), 1\u201331 (2024). https:\/\/doi.org\/10.1007\/s11227-024-05894-4","journal-title":"J. Supercomput."},{"key":"801_CR17","unstructured":"Papon, C.: SpinalHDL: Scala based HDL. https:\/\/github.com\/SpinalHDL"},{"issue":"ICFP","key":"801_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3408995","volume":"4","author":"K Sivaramakrishnan","year":"2020","unstructured":"Sivaramakrishnan, K., et al.: Retrofitting parallelism onto OCaml. Proc. ACM Prog. Lang. (PACMPL) 4(ICFP), 1\u201330 (2020). https:\/\/doi.org\/10.1145\/3408995","journal-title":"Proc. ACM Prog. Lang. (PACMPL)"},{"issue":"2","key":"801_CR19","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1007\/s10766-022-00748-z","volume":"51","author":"L Sylvestre","year":"2023","unstructured":"Sylvestre, L., Chailloux, E., S\u00e9rot, J.: Accelerating OCaml programs on FPGA. Int. J. Parallel Program. (IJPP) 51(2), 186\u2013207 (2023). https:\/\/doi.org\/10.1007\/s10766-022-00748-z","journal-title":"Int. J. Parallel Program. (IJPP)"},{"key":"801_CR20","doi-asserted-by":"publisher","unstructured":"Sylvestre, L., S\u00e9rot, J., Chailloux, E.: Hardware implementation of OCaml using a synchronous functional language. In: Practical Aspects of Declarative Languages (PADL). pp. 151\u2013168. Springer (2024). https:\/\/doi.org\/10.1007\/978-3-031-52038-9_10","DOI":"10.1007\/978-3-031-52038-9_10"},{"key":"801_CR21","doi-asserted-by":"publisher","unstructured":"Xiao, Y., Luo, Z., Zhou, K., Liang, Y.: Cement: Streamlining FPGA hardware design with cycle-deterministic eHDL and synthesis. In: Field Programmable Gate Arrays (FPGA\u00a0\u201924). pp. 211\u2013222. ACM (2024). https:\/\/doi.org\/10.1145\/3626202.3637561","DOI":"10.1145\/3626202.3637561"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-025-00801-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10766-025-00801-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-025-00801-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,25]],"date-time":"2025-07-25T19:18:44Z","timestamp":1753471124000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10766-025-00801-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,30]]},"references-count":21,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2025,8]]}},"alternative-id":["801"],"URL":"https:\/\/doi.org\/10.1007\/s10766-025-00801-7","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6,30]]},"assertion":[{"value":"1 October 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 May 2025","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 June 2025","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"26"}}