{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T16:05:52Z","timestamp":1773677152460,"version":"3.50.1"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T00:00:00Z","timestamp":1568851200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T00:00:00Z","timestamp":1568851200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Speech Technol"],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1007\/s10772-019-09636-3","type":"journal-article","created":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T19:02:26Z","timestamp":1568919746000},"page":"927-936","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":21,"title":["Performance constrained multi-application network on chip core mapping"],"prefix":"10.1007","volume":"22","author":[{"given":"B. Naresh Kumar","family":"Reddy","sequence":"first","affiliation":[]},{"given":"Dharavath","family":"Kishan","sequence":"additional","affiliation":[]},{"given":"B. Veena","family":"Vani","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,9,19]]},"reference":[{"key":"9636_CR1","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1016\/j.mejo.2017.09.010","volume":"70","author":"NKR Beechu","year":"2017","unstructured":"Beechu, N. K. R., et al. (2017a). System level fault-tolerance core mapping and FPGA-based verification of NoC. Microelectronics Journal, 70, 16\u201326.","journal-title":"Microelectronics Journal"},{"key":"9636_CR2","first-page":"1","volume":"16","author":"NKR Beechu","year":"2017","unstructured":"Beechu, N. K. R., et al. (2017b). High-performance and energy-efficient fault-tolerance core mapping in NoC. Sustainable Computing: Informatics and Systems, 16, 1\u201310.","journal-title":"Sustainable Computing: Informatics and Systems"},{"issue":"4","key":"9636_CR3","doi-asserted-by":"publisher","first-page":"621","DOI":"10.1007\/s11235-017-0412-2","volume":"68","author":"NKR Beechu","year":"2018","unstructured":"Beechu, N. K. R., et al. (2018). Hardware implementation of fault tolerance NoC core mapping. Telecommunication Systems, 68(4), 621\u2013630.","journal-title":"Telecommunication Systems"},{"issue":"1","key":"9636_CR4","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini, L., & De Micheli, G. (2002). Networks on chips: A new SoC paradigm. Computer, 35(1), 70\u201378.","journal-title":"Computer"},{"issue":"2","key":"9636_CR5","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/MCAS.2004.1330747","volume":"4","author":"D Bertozzi","year":"2004","unstructured":"Bertozzi, D., & Benini, L. (2004). Xpipes: A network-on-chip architecture for gigascale system on chip. In IEEE Circuits and Systems Magazine, 4(2), 18\u201331.","journal-title":"In IEEE Circuits and Systems Magazine"},{"issue":"2","key":"9636_CR6","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/TPDS.2005.22","volume":"16","author":"D Bertozzi","year":"2005","unstructured":"Bertozzi, D., Jalabert, A., Murali, S., Tamhankar, R., Stergiou, S., Benini, L., et al. (2005). NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Transactions on Parallel and Distributed Systems, 16(2), 113\u2013129.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"9636_CR7","doi-asserted-by":"crossref","unstructured":"Boddu, V. S., Reddy, B. N. K., & Kumar, M. K. (2016). Low-power and area efficient N-bit parallel processors on a chip. In 2016 IEEE annual India conference (INDICON).","DOI":"10.1109\/INDICON.2016.7839082"},{"key":"9636_CR8","doi-asserted-by":"crossref","unstructured":"Celik, C., & Bazlamacci, C. F. (2012, February). Effect of application mapping on network-on-chip performance. In 2012 20th Euromicro international conference on parallel, distributed and network-based processing (pp. 465\u2013472). IEEE.","DOI":"10.1109\/PDP.2012.48"},{"key":"9636_CR9","doi-asserted-by":"publisher","first-page":"247","DOI":"10.2991\/ijcis.2017.10.1.17","volume":"10","author":"R Cheruku","year":"2017","unstructured":"Cheruku, R., Edla, D. R., & Kuppili, V. (2017a). Diabetes classification using radial basis function network by combining cluster validity index and BAT optimization with novel fitness function. International Journal of Computational Intelligence Systems, 10, 247\u2013265.","journal-title":"International Journal of Computational Intelligence Systems"},{"key":"9636_CR10","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1016\/j.compbiomed.2016.12.009","volume":"81","author":"R Cheruku","year":"2017","unstructured":"Cheruku, R., Edla, D. R., & Kuppili, V. (2017b). SM-RuleMiner: Spider monkey based rule miner using novel fitness function for diabetes classification. Computers in Biology and Medicine, 81, 79\u201392.","journal-title":"Computers in Biology and Medicine"},{"key":"9636_CR11","doi-asserted-by":"crossref","unstructured":"Chou, C. L., & Marculescu, R. (2008). Contention-aware application mapping for network-on-chip communication architectures. In 2008 IEEE international conference on computer design (pp. 164\u2013169). IEEE.","DOI":"10.1109\/ICCD.2008.4751856"},{"key":"9636_CR12","doi-asserted-by":"crossref","unstructured":"Chou, C. L., & Marculescu, R. (2011). FARM: Fault-aware resource management in NoC-based multiprocessor platforms. In 2011 design automation and test in Europe conference and exhibition (DATE).","DOI":"10.1109\/DATE.2011.5763113"},{"issue":"10","key":"9636_CR13","doi-asserted-by":"publisher","first-page":"1866","DOI":"10.1109\/TCAD.2008.2003301","volume":"27","author":"CL Chou","year":"2008","unstructured":"Chou, C. L., Ogras, U. Y., & Marculescu, R. (2008). Energy-and performance-aware incremental mapping for networks on chip with multiple voltage levels. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(10), 1866\u20131879.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9636_CR14","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1007\/s10470-017-0996-1","volume":"92","author":"C Chua","year":"2017","unstructured":"Chua, C., Kumar, R. B. N., & Sireesha, B. (2017). Design and analysis of low-power and area efficient N-bit parallel binary comparator. Analog Integrated Circuits and Signal Processing, 92, 225\u2013231.","journal-title":"Analog Integrated Circuits and Signal Processing"},{"issue":"6","key":"9636_CR15","doi-asserted-by":"publisher","first-page":"238","DOI":"10.1049\/iet-cdt.2013.0032","volume":"7","author":"F Khalili","year":"2013","unstructured":"Khalili, F., & Zarandi, H. R. (2013). A fault-tolerant core mapping technique in networks-on-chip. IET Computers and Digital Techniques, 7(6), 238\u2013245.","journal-title":"IET Computers and Digital Techniques"},{"issue":"11","key":"9636_CR16","doi-asserted-by":"publisher","first-page":"1748","DOI":"10.1109\/TCAD.2013.2266405","volume":"32","author":"J Lee","year":"2013","unstructured":"Lee, J., Chung, M. K., Cho, Y. G., Ryu, S., Ahn, J. H., & Choi, K. (2013). Mapping and scheduling of tasks and communications on many-core SoC under local memory constraint. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 32(11), 1748\u20131761.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9636_CR17","doi-asserted-by":"crossref","unstructured":"Liu, W., Xu, J., Wu, X., Ye, Y., Wang, X., Zhang, W., et al. (2011). A NoC traffic suite based on real applications. In 2011 IEEE computer society annual symposium on VLSI (pp. 66\u201371).","DOI":"10.1109\/ISVLSI.2011.49"},{"issue":"11","key":"9636_CR18","doi-asserted-by":"publisher","first-page":"2566","DOI":"10.1109\/TVLSI.2014.2367108","volume":"23","author":"L Liu","year":"2014","unstructured":"Liu, L., Wu, C., Deng, C., Yin, S., Wu, Q., Han, J., et al. (2014). A flexible energy-and reliability-aware application mapping for NoC-based reconfigurable architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(11), 2566\u20132580.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"9636_CR19","unstructured":"MCSL network-on-chip benchmark suite Retrieved from\nhttp:\/\/www.ece.ust.hk\/~eexu\/traffic.html\n\n."},{"key":"9636_CR20","doi-asserted-by":"crossref","unstructured":"Murali, S., & De Micheli, G. (2004). Bandwidth-constrained mapping of cores onto NoC architectures. In Proceedings design, automation and test in Europe conference and exhibition.","DOI":"10.1109\/DATE.2004.1269002"},{"key":"9636_CR21","unstructured":"Noxim the NoC simulator Retrieved from \nhttps:\/\/github.com\/davidepatti\/noxim\n\n."},{"key":"9636_CR22","doi-asserted-by":"crossref","unstructured":"Palermo, G., Mariani, G., Silvano, C., Locatelli, R., & Coppola, M. (2007, July). Mapping and topology customization approaches for application-specific stnoc designs. In 2007 IEEE international conf. on application-specific systems, architectures and processors (ASAP).","DOI":"10.1109\/ASAP.2007.4429959"},{"key":"9636_CR23","doi-asserted-by":"crossref","unstructured":"Phanibhushana, B., & Kundu, S. (2014). Network-on-chip design for heterogeneous multiprocessor system-on-chip. In 2014 IEEE computer society annual symposium on VLSI, (pp. 486\u2013491).","DOI":"10.1109\/ISVLSI.2014.96"},{"key":"9636_CR24","first-page":"631","volume-title":"Communications in Computer and Information Science","author":"B. Naresh Kumar Reddy","year":"2019","unstructured":"Reddy, B. N. K. (2019a). An energy-efficient core mapping algorithm on network on chip (NoC). In International symposium on VLSI design and test (pp. 631\u2013640)."},{"key":"9636_CR25","doi-asserted-by":"crossref","unstructured":"Reddy, B. N. K. (2019b). Design and implementation of high performance and area efficient square architecture using Vedic Mathematics. Analog Integrated Circuits and Signal Processing.","DOI":"10.1007\/s10470-019-01496-w"},{"key":"9636_CR26","doi-asserted-by":"crossref","unstructured":"Reddy, B. N. K., Suresh, N., Ramesh, J. V. N., Pavithra, T., Bahulya, Y. K., Edavoor, P. J., & Ram, S. J. (2015). An efficient approach for design and testing of FPGA programming using Lab VIEW. In 2015 international conference on advances in computing, communications and informatics (ICACCI) (pp. 543\u2013548). IEEE.","DOI":"10.1109\/ICACCI.2015.7275665"},{"key":"9636_CR27","doi-asserted-by":"crossref","unstructured":"Reddy, B. N. K., Vasantha, M. H., & Kumar, Y. N. (2016). A gracefully degrading and energy-efficient fault tolerant noc using spare core. In 2016 IEEE computer society annual symposium on VLSI (ISVLSI) (pp. 146\u2013151)","DOI":"10.1109\/ISVLSI.2016.80"},{"key":"9636_CR28","doi-asserted-by":"crossref","unstructured":"Reddy, B. N. K., Vasantha, M. H., Kumar, Y. N., & Sharma, D. (2015). Communication energy constrained spare core on NoC. In 2015 6th international conference on computing, communication and networking technologies (ICCCNT) (pp. 1\u20134).","DOI":"10.1109\/ICCCNT.2015.7395168"},{"issue":"3","key":"9636_CR29","doi-asserted-by":"publisher","first-page":"662","DOI":"10.1109\/TPDS.2016.2589934","volume":"28","author":"C Wu","year":"2017","unstructured":"Wu, C., Deng, C., Liu, L., Han, J., Chen, J., Yin, S., et al. (2017). A multi-objective model oriented mapping approach for NoC-based computing systems. IEEE Transactions on Parallel and Distributed Systems, 28(3), 662\u2013676.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"9636_CR30","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1007\/978-3-642-12538-6_6","volume-title":"Nature Inspired Cooperative Strategies for Optimization (NICSO 2010)","author":"Xin-She Yang","year":"2010","unstructured":"Yang, X. S. (2010). A new metaheuristic bat-inspired algorithm. In Nature inspired cooperative strategies for optimization (NICSO 2010) (pp. 65\u201374). Berlin: Springer."}],"container-title":["International Journal of Speech Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10772-019-09636-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10772-019-09636-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10772-019-09636-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,17]],"date-time":"2020-09-17T23:29:00Z","timestamp":1600385340000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10772-019-09636-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,19]]},"references-count":30,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,12]]}},"alternative-id":["9636"],"URL":"https:\/\/doi.org\/10.1007\/s10772-019-09636-3","relation":{},"ISSN":["1381-2416","1572-8110"],"issn-type":[{"value":"1381-2416","type":"print"},{"value":"1572-8110","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9,19]]},"assertion":[{"value":"8 October 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 September 2019","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 September 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}