{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T18:11:15Z","timestamp":1774721475371,"version":"3.50.1"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2021,1,8]],"date-time":"2021-01-08T00:00:00Z","timestamp":1610064000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,8]],"date-time":"2021-01-08T00:00:00Z","timestamp":1610064000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Speech Technol"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1007\/s10772-020-09784-x","type":"journal-article","created":{"date-parts":[[2021,1,8]],"date-time":"2021-01-08T10:03:13Z","timestamp":1610100193000},"page":"291-302","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["Improved design debugging architecture using low power serial communication protocols for signal processing applications"],"prefix":"10.1007","volume":"24","author":[{"given":"A.","family":"Murali","sequence":"first","affiliation":[]},{"given":"Hari Kishore","family":"Kakarla","sequence":"additional","affiliation":[]},{"given":"G. M.","family":"Anitha Priyadarshini","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,1,8]]},"reference":[{"key":"9784_CR1","unstructured":"Altera, A. (2015). SDK for Open CL: Programming guide."},{"key":"9784_CR2","doi-asserted-by":"publisher","unstructured":"Chin, S., & Wilton, S. J. E. (2009). An analytical model relating FPGA architecture and place and route runtime. In International conference on field programmable logic and applications (pp. 146-153). https:\/\/doi.org\/10.1109\/FPL.2009.5272519.","DOI":"10.1109\/FPL.2009.5272519"},{"issue":"6","key":"9784_CR3","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3241045","volume":"23","author":"F Eslami","year":"2018","unstructured":"Eslami, F., & Wilton, S. J. E. (2018). Rapid triggering capability using an adaptive overlay during FPGA debug. ACM Transactions on Design Automation of Electronic Systems, 23(6), 1\u201325.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"issue":"5s","key":"9784_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3126564","volume":"16","author":"P Fezzardi","year":"2017","unstructured":"Fezzardi, P., Lattuada, M., & Ferrandi, F. (2017). Using efficient path profiling to optimize memory consumption of on-chip debugging for high-level synthesis. ACM Transactions on Embedded Computing Systems, 16(5s), 1\u201319.","journal-title":"ACM Transactions on Embedded Computing Systems"},{"issue":"1","key":"9784_CR5","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1109\/TCAD.2016.2565204","volume":"36","author":"J Goeders","year":"2017","unstructured":"Goeders, J., & Wilton, S. J. E. (2017). Signal-tracing techniques for in-system FPGA debugging of high-level synthesis circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 36(1), 83\u201396.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9784_CR7","doi-asserted-by":"publisher","unstructured":"Hung, E., Jamal, A. S., & Wilton, S. J. E. (2013). Maximum flow algorithms for maximum observability during FPGA debug. In International conference on field-programmable technology (FPT) (pp. 20\u201327). https:\/\/doi.org\/10.1109\/FTP.2013.6718324.","DOI":"10.1109\/FTP.2013.6718324"},{"issue":"4","key":"9784_CR8","doi-asserted-by":"publisher","first-page":"850","DOI":"10.1109\/TVLSI.2013.2255071","volume":"22","author":"E Hung","year":"2014","unstructured":"Hung, E., & Wilton, S. J. E. (2014). Incremental trace-buffer insertion for FPGA debug. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22(4), 850\u2013863.","journal-title":"IEEE Trans. on Very Large Scale Integration (VLSI) Systems"},{"issue":"2","key":"9784_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s10836-019-05786-z","volume":"35","author":"A Kourfali","year":"2019","unstructured":"Kourfali, A., Fricke, F., Huebner, M., & Stroobandt, D. (2019). An integrated on-silicon verification method for FPGA overlays. Journal of Electronic Testing, 35(2), 1\u201317.","journal-title":"Journal of Electronic Testing"},{"key":"9784_CR10","doi-asserted-by":"publisher","unstructured":"Kourfali, A., & Stroobandt, D. (2016). Efficient hardware debugging using parameterized FPGA reconfiguration. In 2016 IEEE international parallel and distributed processing symposium workshops (pp. 276\u2013282). https:\/\/doi.org\/10.1109\/IPDPSW.2016.95.","DOI":"10.1109\/IPDPSW.2016.95"},{"key":"9784_CR11","doi-asserted-by":"publisher","first-page":"113438","DOI":"10.1016\/j.microrel.2019.113438","volume":"102","author":"A Kourfali","year":"2019","unstructured":"Kourfali, A., & Stroobandt, D. (2019). In-circuit fault tolerance for FPGAs using dynamic reconfiguration and virtual overlays. Microelectronics Reliability, 102, 113438.","journal-title":"Microelectronics Reliability"},{"issue":"1","key":"9784_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3375459","volume":"13","author":"A Kourfali","year":"2020","unstructured":"Kourfali, A., & Stroobndt, D. (2020). In-circuit debugging with dynamic reconfiguration of FPGA interconnects. ACM Transactions on Reconfigurable Technology and Systems, 13(1), 1\u201329.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"key":"9784_CR13","doi-asserted-by":"crossref","unstructured":"Mahat, N. F. (2012). Design of a 9-bit UART module based on Verilog HDL. In IEEE-ICSE2012 Proceedings, 2012 (pp. 570\u2013573).","DOI":"10.1109\/SMElec.2012.6417210"},{"key":"9784_CR6","unstructured":"Mentor Graphics. (2012). ModelSim User\u2019s Manual."},{"key":"9784_CR14","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2018.02.012,1-36","author":"JM Monson","year":"2018","unstructured":"Monson, J. M., & Hutchings, B. L. (2018). Enhancing debug observability for HLS-based FPGA circuits through source-to-source compilation. The Journal of Parallel and Distributed Computing. https:\/\/doi.org\/10.1016\/j.jpdc.2018.02.012,1-36.","journal-title":"The Journal of Parallel and Distributed Computing"},{"issue":"7","key":"9784_CR15","first-page":"3468","volume":"8","author":"A Murali","year":"2020","unstructured":"Murali, A., & Hari Kishore, K. (2020). An efficient debugging architecture for DTG based FIR filter using I2C protocol in DSP processor. International Journal of Emerging Trends in Engineering Research, 8(7), 3468\u20133477.","journal-title":"International Journal of Emerging Trends in Engineering Research"},{"key":"9784_CR16","doi-asserted-by":"crossref","unstructured":"Murali, A., Hari Kishore, K., Rama Krishna, C. P., Kumar, S., Trinadha Rao, A. (2017). Integrating the reconfigurable devices using Slow-changing key technique to achieve high performance. In 2017 IEEE 7th international advance computing conference (pp. 530\u2013534).","DOI":"10.1109\/IACC.2017.0115"},{"key":"9784_CR17","doi-asserted-by":"crossref","unstructured":"Murali, A., Hari Kishore, K., Trinadha Rao, A., Tripathy, S., & Dhanunjaya Rao, P. (2017). Improved in-system debugging of high level synthesis generated FPGA circuits. In Computer communication, networking and internet security (pp. 513\u2013519). Singapore: Springer.","DOI":"10.1007\/978-981-10-3226-4_52"},{"issue":"12","key":"9784_CR18","first-page":"2643","volume":"11","author":"A Murali","year":"2016","unstructured":"Murali, A., Hari Kishore, K., & Venkat Reddy, D. (2016). Integrating FPGAs with trigger circuitry core system insertions for observability in debugging process. Journal of Engineering and Applied Sciences, 11(12), 2643\u20132650.","journal-title":"Journal of Engineering and Applied Sciences"},{"key":"9784_CR19","doi-asserted-by":"crossref","unstructured":"Murali, A., Hari Kishore, K., Vijaya Padma, G., & Srikanth, L. (2017). Design of scan cell for system on chip scan based debugging applications. In Computer communication, networking and Internet security (Vol. 5, pp. 577\u2013586).","DOI":"10.1007\/978-981-10-3226-4_59"},{"key":"9784_CR20","doi-asserted-by":"crossref","unstructured":"Oudjida, A. K., Berrandjia, M. L., Tiar, R., Liacha, A., & Tahraoui, K. (2009). FPGA implementation of i2C & SPI protocols: A comparative study. In 2009 16th IEEE international conference on electronics, circuits and systems (ICECS 2009) (pp. 507\u2013510).","DOI":"10.1109\/ICECS.2009.5410881"},{"key":"9784_CR21","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1016\/j.micpro.2018.11.004","volume":"64","author":"H ul Hasan Khan","year":"2019","unstructured":"ul Hasan Khan, H., Podlubne, A., & G\u00f6hringer, D. (2019). Intrusive FPGA-in-the-loop debugging using a rule-based inference system. Microprocessors and Microsystems, 64, 185\u2013194.","journal-title":"Microprocessors and Microsystems"},{"key":"9784_CR22","unstructured":"Xilinx. (2012). Chipscope pro software and cores (v14.3)."},{"key":"9784_CR23","unstructured":"Xilinx. (2015). SDAccel Development Environment User Guide, UG1023."}],"container-title":["International Journal of Speech Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10772-020-09784-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10772-020-09784-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10772-020-09784-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,17]],"date-time":"2021-05-17T13:07:39Z","timestamp":1621256859000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10772-020-09784-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,8]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,6]]}},"alternative-id":["9784"],"URL":"https:\/\/doi.org\/10.1007\/s10772-020-09784-x","relation":{},"ISSN":["1381-2416","1572-8110"],"issn-type":[{"value":"1381-2416","type":"print"},{"value":"1572-8110","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1,8]]},"assertion":[{"value":"3 July 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 November 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 January 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}